AES Semigas

Honeywell

30 June 2026

Keysight and WIN collaborate to cut design risk for high-frequency RF components

Keysight Technologies Inc of Santa Rosa, CA, USA and WIN Semiconductors Corp of Taoyuan City, Taiwan — which provides pure-play gallium arsenide (GaAs) and gallium nitride (GaN) wafer foundry services for the wireless, infrastructure and networking markets — have announced a joint monolithic microwave integrated circuit (MMIC) design workflow that enables GaN MMIC design houses to achieve first-pass tapeout success. The workflow connects on-chip multi-domain simulation, 3D layout with verifications, and off-chip MMIC evaluation board design into a single environment. It supports the growing number of companies developing GaN MMICs for 5G base stations, Wi-Fi access points, satellite payloads, and defense radar systems.

A failed tapeout can mean weeks lost to another foundry re-spin. The new workflow automates the full set of simulation, optimization and verification steps required to sign off on an MMIC design, ensuring no analysis is skipped before the design is submitted to the foundry for fabrication.

MMIC customers will not commit to purchase until they can measure performance on a physical evaluation board comprising the MMIC, packaging, PCB and test connectors. The workflow lets engineers design and optimize these on-chip and off-chip components together, so that performance meets specifications as verified with test equipment. With the global GaN RF device market projected to reach $2.77 billion by 2031, MMIC design houses that cannot prove performance on the evaluation board risk losing their share of that growth.

WIN’s latest NP 120P GaN process design kit gives MMIC designers access to process models and layout rules. These models within Keysight Advanced Design System (ADS) and RF Circuit Simulation Professional automate the workflow to achieve first-pass MMIC tapeout.

“We are delighted to collaborate with Keysight to deliver a customized LVS solution within the WIN ADS PDK,” says Richard Kuo, WIN’s director of design service. “By combining Keysight’s ADS expertise with WIN’s robust PDK and advanced process technology, we provided a comprehensive verification solution that streamlined the customer’s design flow and accelerated the time-to-market for advanced RF products with greater confidence and reliability,” he adds.

“WIN’s complete PDK, combined with Keysight’s simulation and verification tools, gives designers a single path from chip design through evaluation board,” says Nilesh Kamdar, general manager, EDA, design engineering software, Keysight. “Design houses can now prove full system performance before fabrication, giving their customers the confidence to commit.”

See related items:

Keysight adds wide-bandgap power semiconductor bare chip dynamic measurement to double-pulse test portfolio

Tags: Keysight WIN Semiconductors

Visit: www.winfoundry.com

Visit: www.keysight.com

RSS

Microelectronics UK

Book This Space