D-band GaN power HEMTs on silicon

Researchers report the highest-frequency device performance so far.

esearchers based in Singapore have reported the first gallium nitride (GaN) high-electronmobility transistors on silicon (Si) substrates designed to operate in the D-band (110-170GHz) radio frequency (RF) range at the sub-THz level above 0.1 terahertz (100GHz) [Hanchao Li et al, IEEE Electron Device Letters, published online 21 July 2025]. They comment: "This demonstration marks the highest frequency (and the first-time reaching D-band)

in power amplification among published GaNon-Si HEMTs."

The team — variously associated with Singapore's Nanyang Technological University, the National Semiconductor Translation and Innovation Centre for Gallium Nitride (NSTIC (GaN)), Institute of Microelectronics (IME), **National University** of Singapore, and Singapore-MIT Alliance for Research and Technology — comments: "This work pushes the boundaries of GaN-on-Si HEMT technology by demonstrating its feasibility for D-band power amplification, for the first time."

Potential advantages of using silicon substrates include large wafer diameter availability, cost-effectiveness, and compact integration with silicon CMOS. Such devices are strong candidates for low-cost sub-THz 6G cellular infrastructure. Other sub-THz applications include atmospheric

remote sensing, and THz power sources based on frequency multiplier chains.

The material for the HEMT (Figure 1) was grown by metal-organic chemical vapor deposition (MOCVD) on high-resistivity (HR) silicon substrate, and included a 4nm in-situ SiN layer. A double-heterostructure channel of 4nm/150nm/100nm AlN/GaN/Al_{0.08}Ga_{0.92}N was designed to suppress short-channel effect, enabling high-frequency performance.




Figure 1. (a) Benchmark of output power (P_{out}) at drain bias (V_{ds}) up to 10V against frequency of GaN-on-Si HEMTs. (b) AIN/GaN/AIGaN-on-Si MIS-HEMT scheme. (c) Cross-sectional transmission electron microscopy (TEM) image of fabricated device.




Figure 2. RF large-signal performance at 123GHz continuous wave (CW). (a) Measurement setup with tuning at fundamental frequency. (b) Power sweep results at 5V V_{ds} . (c) Power sweep results at 10V V_{ds} .

The use of AlN as top barrier, rather than AlGaN, increased the carrier density in the two-dimensional electron gas (2DEG) channel that forms near the AlN/GaN interface, due to a larger conduction-band offset and stronger polarization effects. Hall-effect measurements reported 1.7x10¹³/cm² sheet charge density, and 1400cm²/V-s mobility. The sheet resistance was 260 Ω / \square .

The fabrication process included mesa isolation by inductively coupled plasma reactive-ion etching, annealed titanium/aluminium/nickel/gold deposition for the ohmic source/drain contacts, nickel/gold T-gate formation, and atomic layer deposition of aluminium oxide (Al_2O_3) passivation.

The in-situ SiN layer was preserved throughout the fabrication process, serving in the final HEMT as a

gate dielectric, and minimizing interface contamination (e.g. protecting the Al in the top barrier from oxidation) and defect formation. The researchers also point out that the thin (14nm) SiN/Al_2O_3 stack minimized parasitic capacitances.

The gate length (L_g) was 140nm. The placement of the gate was 480nm from the source (L_g), and 680nm from the drain (L_{gd}). The total source–drain distance (L_{sd}) was thus 1.3 μ m. The gate width consisted of two fingers of 16 μ m (2x16 μ m).

The team comments: "The small finger width was intended to minimize signal propagation delay ('transverse delay') while maintaining low gate resistance, which is critical for minimizing RF signal attenuation along the gate finger and improving the maximum oscillation frequency (f_{max})."




Figure 3. RF large-signal benchmarks against GaN on SiC or sapphire: (a) P_{out} versus $V_{ds'}$ (b) PAE versus P_{out} . Foundries, if used, appear in parentheses.

DC characterization resulted in 2.0A/mm maximum drain current density, 1.1Ω -mm on-resistance, –2V threshold voltage, 10^5 on/off current ratio, and 0.65S/mm peak transconductance.

The three-terminal breakdown occurred at 35V, attributed to ionization of carriers at the drain edge of the gate, leading to a sudden increase in both drain and gate currents.

Current collapse was assessed in pulsed measurements with -5V gate pulses superimposed on the quiescent state (V_{gq}), and simultaneous gate/drain pulses of -5V/5V, respectively. The gate pulsing

resulted in 8.6% collapse, and the combined pulsing in 15.2%.

Small-signal RF characterization showed a cut-off frequency (f_T) of 112GHz, while fmax came in at 205GHz.

The RF large-signal performance was tested using an on-wafer D-band passive load-pull system (Figure 2). The peak power-added efficiency (PAE) of 5.3% was achieved at 0.36W/mm output power with 5V drain bias. The maximum output power was 0.67W/mm at 10V drain bias.

The team also compare their work with HEMTs in pre-matched monolithic microwave ICs (MMICs) on silicon carbide (SiC) or sapphire (Figure 3). The researchers admit that this is not completely fair since these devices are often the result of tradeoffs designed to achieve certain other aims at the expense of efficiency or output power, adding that their purpose is "to provide technological context rather than a direct performance benchmark". Even so, the plots show competitive performance relative to devices on the more expensive alternative substrates.

The team suggests the relatively low PAE was mainly due to "parasitic losses induced by melt-back etching into the silicon substrate during epitaxial growth". Improvements could be delivered by regrown contacts, optimized passivation, the use of active tuning, or multi-finger gates. According to the team, multi-finger gates would be needed to scale up output power while maintaining efficiency.

https://doi.org/10.1109/LED.2025.3591141 www.a-star.edu.sg/ime/Research/power-electronics www.eee.ntu.edu.sg Author: Mike Cooke