

# High-breakdown normally-off gallium oxide transistors

Researchers claim record for  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs on silicon substrate.

Saudi Arabia’s King Abdullah University of Science and Technology (KAUST) has claimed record breakdown voltages for normally-off beta-phase gallium oxide ( $\beta\text{-Ga}_2\text{O}_3$ ) metal-oxide field-effect transistors (MOSFETs) on gallium nitride (GaN) on silicon substrate [Mritunjay Kumar et al, Appl. Phys. Lett., p126, p193505, 2025].

The reported maximum reverse-bias breakdown was measured at 540V, the highest among previously reported studies on breakdown voltage of  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs on silicon substrates, according to the KAUST team. The  $\beta\text{-Ga}_2\text{O}_3$  material is presently in the laboratory phase of its device development, and the ultimate breakdown capability enabled by the 4.9eV ultrawide bandgap is presumably some way off. This bandgap should be able to sustain electric fields up to 8MV/cm. Commercial advanced power handling materials include GaN and silicon carbide (SiC) with wide bandgaps up to 3.4eV.

The researchers comment: “Despite advancements in  $\beta\text{-Ga}_2\text{O}_3$  thin-film growth technology via various growth methods on heterogeneous substrates, there is no demonstration of  $\beta\text{-Ga}_2\text{O}_3$  power MOSFETs utilizing GaN buffer-on-Si substrates.”

The use of low-cost, commercially available GaN/Si substrates is seen as being “significant for high performance and their monolithic integration with GaN devices in future power integrated circuits”. In particular, more thermally conductive GaN on Si could ease the temperature management problems of  $\beta\text{-Ga}_2\text{O}_3$ . Other options for thermally conductive substrates include SiC, but these substrates are very costly.

In addition to power handling, the KAUST team suggests that the combination with GaN could enable  $\beta\text{-Ga}_2\text{O}_3$  radio frequency devices for power switching

and RF amplification systems.

The researchers explain: “Given  $\beta\text{-Ga}_2\text{O}_3$ ’s higher breakdown voltage compared to GaN, it complements GaN’s superior mobility. This allows high-speed control circuitry to be implemented with GaN technology, while high-power devices are realized using  $\beta\text{-Ga}_2\text{O}_3$ , leveraging both technologies to develop monolithic power-integrated circuits (ICs).”

The researchers used an economical and scalable  $\beta\text{-Ga}_2\text{O}_3$  growth technique: pulsed laser deposition (PLD).

TFTs (Figure 1) were fabricated on 50nm  $\beta\text{-Ga}_2\text{O}_3$  layers on 4.7 $\mu\text{m}$  GaN on p-Si(111) substrates. The  $\beta\text{-Ga}_2\text{O}_3$  was doped with silicon to give an n-type electron majority carrier character. The semi-insulating GaN buffer contained a carbon doping concentration of  $5\times10^{19}/\text{cm}^3$ .

The  $\beta\text{-Ga}_2\text{O}_3$  layers were grown by 700°C PLD with a 102mJ/pulse laser ablating Ga at 5Hz in an environment with oxygen at 5mTorr partial pressure. The electron transport properties gave  $1.2\times10^{18}/\text{cm}^3$  electron concentration and 2.06cm<sup>2</sup>/V-s mobility from Hall-effect measurements.

The researchers comment: “The relatively low bulk mobility of the epitaxial  $\beta\text{-Ga}_2\text{O}_3$  film is primarily due to its polycrystalline nature, and lattice-mismatch-induced defects from growth on GaN/Si substrates.”

The team suggest that mobility could be enhanced by deploying metal-organic chemical vapor deposition (MOCVD) growth rather than PLD. With post-deposition annealing this would increase crystallinity and decrease defect density.

The surface roughness of the  $\beta\text{-Ga}_2\text{O}_3$  was 0.57nm, doubling the 0.23nm of the underlying GaN substrate, according to atomic force microscopy (AFM) on a





Figure 1.  $\beta\text{-Ga}_2\text{O}_3$  TFT device structure: (a) three-dimensional (3D) schematic, (b) process flow, (c) scanning electron microscope (SEM) image.



**Figure 2. Electrical characteristics: (a) current-gate voltage transfer ( $I_{DS}$ - $V_{GS}$ ) at different  $V_{DS}$ , (b)  $V_{TH}$  calculation by linear extrapolation at transconductance ( $g_m$ ) maximum, (c) output characteristics at different  $V_{GS}$ , (d) capacitance-voltage (C-V) measurement at 1 MHz.**

5  $\mu\text{m} \times 5 \mu\text{m}$  field.

The source/drain (S/D) electrodes of the TFTs consisted of titanium/gold (Ti/Au). The gate (G) structure consisted of 25 nm aluminium oxide (Al<sub>2</sub>O<sub>3</sub>) dielectric and Ti/Au electrodes. The gate length ( $L_g$ ) was 4  $\mu\text{m}$ ; and, the S ( $L_{SG}$ ) and D ( $L_{GD}$ ) distances to the gate were 3  $\mu\text{m}$  and 18  $\mu\text{m}$ , respectively.

The TFTs demonstrated a low 167 mV/decade sub-threshold swing (SS) and high  $10^6$  on/off current ratio (Figure 2). The team comments: "The low SS for the fabricated device indicates a high-quality interface between  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub>."

The interface trap density ( $D_{it}$ ) was estimated to be  $4 \times 10^{12}/\text{cm}^2\text{-eV}$ , using capacitance-voltage measurements.

The Al<sub>2</sub>O<sub>3</sub> dielectric enabled a small gate leakage of order  $10^{-7}$  mA/mm at 8 V forward gate potential. The transistor threshold was at +3 V at 5 V  $V_{DS}$ , giving enhancement-mode (normally-off) behavior. Such behavior is favored for fail-safe power system operation.

The researchers comment: "The positive  $V_{TH}$  of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs is contributed by both the top-side and bottom-side depletion, along with possible phase-induced insulating regions near the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/GaN interface."

The team reports that the threshold point can be controlled by the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layer thickness.

A field-effect mobility of  $1 \text{ cm}^2/\text{V-s}$  was extracted from transconductance measurement, using a transistor

**Table 1. Electrical parameter comparison of reported  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> TFTs on heterogeneous substrate. KAUST work in bold.**

Material preparation method	Substrate	V <sub>TH</sub> (V)/operation mode	R <sub>on</sub> (k $\Omega$ -mm)	I <sub>on</sub> /I <sub>off</sub>	V <sub>br</sub> (V)
MOCVD	Sapphire	D-mode		>10 <sup>7</sup>	390
MOCVD	Sapphire	D-mode		10 <sup>11</sup>	400
MOCVD	AlN/Si	-2.17	0.177	10 <sup>8</sup>	178
PLD	GaN/Si	3	13.6	10 <sup>6</sup>	540
Exfoliation	SiO <sub>2</sub> /Si	-7.3		>10 <sup>6</sup>	344
Exfoliation	SiO <sub>2</sub> /Si	7	0.013	10 <sup>10</sup>	185
Ion-cutting	Al <sub>2</sub> O <sub>3</sub> /Si	D-mode	3	10 <sup>6</sup>	522
Ion-cutting	Al <sub>2</sub> O <sub>3</sub> /SiC	D-mode	0.101	10 <sup>7</sup>	1000
Fusion bonding	$\beta$ -Ga <sub>2</sub> O <sub>3</sub> /4H-SiC	-50	0.065	108	2000

with a 30 $\mu$ m-long, 150 $\mu$ m-wide gate at 0.1V drain bias. The maximum drain current was 0.18mA/mm at 8V gate potential, and 20V drain bias. The on-resistance (R<sub>on</sub>) was estimated to be 13.6k $\Omega$ -mm in the linear region.

The researchers also compare their work with other reported attempts to fabricate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> TFTs on various heterogeneous substrates by various methods (Table 1). ■

<https://doi.org/10.1063/5.0263220>

Author: Mike Cooke

**REGISTER**  
for *Semiconductor Today*  
free at  
**[www.semiconductor-today.com](http://www.semiconductor-today.com)**