

# Imec presents record WSe<sub>2</sub>-based 2D-pFETs for extending logic technology roadmap

Collaboration with **TSMC** yields  $I_{\max}$  up to  $690\mu\text{A}/\mu\text{m}$ ; partnership with **Intel** yields improved fab-compatible modules for source/drain contact formation and gate stack integration, with reduced EOT.

**A**t the 71st IEEE International Electron Devices Meeting (IEDM 2025) in San Francisco, CA, USA (6–10 December), nanoelectronics research center imec of Leuven, Belgium, presented what it claims is breakthrough performance of (with  $I_{\max}$  as high as  $690\mu\text{A}/\mu\text{m}$ ) for p-type FETs with monolayer tungsten diselenide (WSe<sub>2</sub>) channels, and improved fab-compatible modules for source/drain contact formation and gate stack integration.

These results, achieved through collaborations with leading semiconductor manufacturers, are said to mark a significant advance for 2D-material based

technology, which is considered to be a promising long-term option for extending the logic technology roadmap.

Replacing silicon conduction channels with atomically thin layers made of 2D transition-metal dichalcogenides (MX<sub>2</sub>) promises to enable ultimate gate and channel length scaling, while maintaining good electrostatic channel control and high carrier mobility.

Crucial milestones to be achieved include high-quality 2D-material layer deposition, gate stack integration, low-resistance source/drain contact formation, and 300mm fab integration. Also, while most efforts focus





Figure 1. (Left) Transfer curves of 2D-pFET devices using defect-passivated synthetically created bi-layer WSe<sub>2</sub> films, with best device showing  $I_{\max} = 690\mu\text{A}/\mu\text{m}$ ; (right) TEM cross-section of finalized dual-gated 2D pFET ( $L_{\text{ch}}$ =channel length TG=top gate; BG=back gate; S=source; D=drain; IL=interlayer), in collaboration with TSMC.



**Figure 2. (a) Trench dry etch into SiO<sub>2</sub>; (b) dry and wet etch selectively stopping on the monolayer WS<sub>2</sub> channel, also causing AlO<sub>x</sub> interlayer lateral removal along the full channel length (in collaboration with Intel).**

on improving n-type devices (with channels made of WS<sub>2</sub> or MoS<sub>2</sub>), more fundamental work is needed on p-type devices, which require different channel materials (such as WSe<sub>2</sub>).

“At 2025 IEDM, we show in two separate presentations how in-depth collaborations with leading semiconductor manufacturers within imec’s core CMOS Industrial Affiliation Program (IIAP) have enabled breakthroughs in the performance of 2D-material-based devices,” says Gouri Sankar Kar, VP R&D compute and memory device technologies at imec. “In both partnerships, combining high-quality 2D material layers provided by the manufacturer with imec’s optimized contact and gate modules played a key role in pushing the technology beyond state of the art,” he adds.

“Depositing the top-gate HfO<sub>2</sub> dielectric on top of a MX<sub>2</sub> channel requires an additional seed layer to support HfO<sub>2</sub> nucleation and growth,” continues Gouri Sankar Kar. “For nFETs, this is solved by creating an AlO<sub>x</sub> interfacial layer, but this approach is challenging for pFETs due to the different characteristics of the WSe<sub>2</sub> channel material as compared to its n-type counterparts.”

“In partnership with TSMC, we started with a synthetic bilayer of WSe<sub>2</sub>, which was formed by subsequently transferring two high-quality WSe<sub>2</sub> monolayers from TSMC on our substrates. We then oxidized the top

WSe<sub>2</sub> monolayer, converting it into an interfacial layer that successfully supported the deposition of the HfO<sub>2</sub> gate oxide. This fab-compatible lab-based integration approach resulted in record performance of our dual-gated pFETs.”

Another presentation highlights the collaboration between imec and Intel in developing 300mm-manufacturable modules for source/drain contacts and gate stack integration, for n-type (WS<sub>2</sub> and MoS<sub>2</sub>) and p-type (WSe<sub>2</sub>) 2D-FETs. “The key innovation consists in applying a selective oxide etch process on Intel’s high-quality 2D material layers, that were capped with an interfacial AlO<sub>x</sub> layer, a HfO<sub>2</sub> layer and a SiO<sub>2</sub> layer,” says Gouri Sankar Kar. “The oxide etch process allowed the formation of fab-compatible damascene-style top contacts — a world first,” he claims. “In addition, during the vertical contact etch process, the interfacial AlO<sub>2</sub> layer was simultaneously etched laterally, removing AlO<sub>2</sub> from the channel region. This significantly lowered the top gate’s EOT [equivalent oxide thickness], benefitting the gate’s transfer characteristics.”

This research was funded by the imec IIAP Exploratory Logic program, the 2D-PL pilot line project through Horizon Europe (101189797) and Horizon 2020 (952792) grant agreements.

[www.ieee-iedm.org](http://www.ieee-iedm.org)

[www.imec-int.com](http://www.imec-int.com)

**REGISTER**  
for *Semiconductor Today* free at  
[www.semiconductor-today.com](http://www.semiconductor-today.com)