InAs-channel transistors for millimeter-wave and high-speed applications

Researchers achieve record 420GHz maximum oscillation and 410GHz/357GHz maximum oscillation/cut-off frequency balance.

niversity of California Santa Barbara (UCSB) in the USA claims a record 420GHz maximum oscillation frequency (f_{max)} for a III–V metal-oxide-semiconductor field-effect transistor (MOSFET) based on indium gallium arsenide (InGaAs) layers on semi-insulating iron-doped (100) indium phosphide (InP:Fe) substrate [Jun Wu et al, IEEE Electron Device Letters, vol39 (2018) no4, p472]. The conduction channel was indium arsenide (InAs).

The design reduced parasitic gate-source and gate-drain capacitances through increasing the lateral modulation-doped access region, giving a wider separation of the gate and source-drain regions. The researchers see the devices as promising candidates for high-speed applications, particularly millimeter (mm)-wave.

epitaxy deposited a 10nm unintentionally doped




Figure 1. (a-c) Schematic of MOSFET processing. (d) Final device with definitions Metal-organic vapor phase of contact resistance (R_c), regrown N⁺ contact film resistance (R_N), vertical resistance through InP layer (R_v) , and access resistance (R_{acc}) .

(U.I.D.) InP buffer, 2nm silicon-doped InP (δ -doping), 2nm U.I.D InP spacer, 5nm strained InAs channel, and a 3nm U.I.D. In0.53Ga0.47As cap (Figure 1). A low growth temperature of 500°C was used for the channel layer, along with a low 7.8 V/III ratio.

A dummy gate of hydrogen silsesquioxane (HSQ) was fabricated before further MOVPE growth of a 2nm U.I.D. InP spacer, 2nm silicon-doped InP, and 10nm

U.I.D. InP cap. The dummy gate was removed and replaced by a wider dummy gate, creating 50nm access regions for regrown source-drain layers of 80nm-thick highly doped (N+) InGaAs.

The transistor fabrication consisted of mesa isolation, dummy gate removal, digital etch of the InGaAs cap from the channel, nitrogen-plasma and tri-methylaluminium passivation and atomic layer deposition of

Technology focus: III-V transistors 63

Figure 2. (a) Measured (solid curves) and modeled (dashed curves) current gain, unilateral power gain, maximum stable/available gain and stability factors at 0.3V gate and 0.7V drain. Solid black lines indicate -20dB/decade extrapolations from 30-50GHz region to determine f_T and f_{max} . Inset: measured (red) and modeled (black) S-parameters. (b) Small-signal equivalent circuit model.

3nm zirconium dioxide high-k dielectric, deposition of palladium/nickel/gold (Pd/Ni/Au) source-drain contacts, and Ni/Au T-gate formation.


A device with 30nm gate length had 1.5mS/µm peak extrinsic transconductance with 0.5V drain bias. The peak came at 0.3V gate potential. The minimum sub-threshold swing was 90mV/decade. The off-state (-0.1V gate) current was 0.9µA/µm.


Frequency performance was measured between 10MHz and 67GHz on a device with two 10 μ m gate fingers (Figure 2). De-embedding gave an extrapolated cut-off frequency (f_T) of 357GHz and f_{max}) of 410GHz with 0.7V drain and 0.3V gate bias. Reducing the gate voltage to 0.2V increased f_{max}) to 420GHz, but at the cost of reducing f_T.

A shorter 16nm gate length resulted in reduced f_{max} , but similar f_T . The degraded f_{max} was blamed on short-channel effects giving an increased output conductance $(g_{d,i})$.

https://doi.org/10.1109/LED.2018.2803786 Author: Mike Cooke

REGISTER for Semiconductor Today free at www.semiconductor-today.com





semiconductor TODAY Compounds & Advanced Silicon • Vol. 13 • Issue 3 • April/May 2018