First demonstration of RF N-polar GaN MISHEMT

Reduced-dislocation-density gallium nitride substrate used to reduce carrier scattering at low carrier concentration for use in AB-mode amplification.

niversity of California Santa Barbara (UCSB) in the USA has reported the first radio frequency (RF) nitrogen-polar gallium nitride-on-gallium nitride (GaN-on-GaN) metal-insulator-semiconductor high-electron-mobility transistor (MISHEMT) [Shubhra S Pasayat et al, Semicond. Sci. Technol., vol34, p045009, 2019]. Using GaN substrates enabled the dislocation density to be reduced, minimizing carrier scattering at the low charge densities typical for transistors used in AB-mode amplification.

The researchers are keen to develop solutions for millimeter-wave RF applications in sensing and communication that variously employ frequency bands in atmospheric absorption and transmission windows. The N-polar orientation reverses the usual Ga-polar structure. In particular, the channel layer of mobile charges is induced by a back-barrier rather than a top barrier. N-polar devices tend to have higher power output, but reduced efficiency. AB-mode amplification biases transistors towards pinch-off when channel carrier densities are low. AB operation reduces dissipation losses and higher efficiency is obtained when the bias is towards the B-mode rather than A-mode end of the trade-off, so-called 'deep' AB biasing. In N-polar devices, such biasing suffers from a degradation in electron mobility that apparently arises from scattering off the back-barrier. By contrast, in Ga-polar devices deep AB biasing pushes the electrons away from the top barrier interface.

The epitaxial structure for the device (Figure 1) was grown by plasma-assisted molecular beam epitaxy (PAMBE) on on-axis semi-insulating bulk GaN. The carbon (C) doping of the 200nm GaN buffer continued the semi-insulating character of the substrate. The back-barrier was prepared with 100nm of unintentionally doped (UID) material, followed by 10nm of n-GaN, which was used to control the position of the Fermi level in the overlying structure.

10X -{	S G PECVD SiNx D 10 nm MOCVD SiNx n+ 1 nm GaN GaN 20 nm UID GaN 2 nm AIN 2 nm GaN	S G PECVD SiNx D 5nm SiN 2nm Alo.5Gao.5 N n+ Can 20 nm UID GaN 0.7 nm AlN 10 nm UID Alo.38Gao.62 N
	1 nm AIN 10 nm Si doped GaN 100 nm UID GaN	20 nm Si doped graded AlGaN 5%→38%
	200 nm C-doped GaN	1.35 μm Fe-doped SI GaN buffer
	N-polar SI GaN substrate	Sapphire substrate

Figure 1. (a) N-polar HEMT device PAMBE structure and fabrication cross-section. (b) Conventional MOCVDgrown N-polar GaN HEMT.

Technology focus: Nitride transistors 71




Figure 2. (a) Small-signal gain data for simultaneous peak f_T and f_{max} and (b) 4GHz load-pull power sweep.

The barrier itself consisted of a 10-period super-lattice of 1nm/2nm AlN/GaN, and capped with 2nm of AlN. This structure induced a two-dimensional electron gas in the 20nm UID GaN channel layer. The 2nm AlN layer reduced barrier interface scattering.

The researchers explain why they used the superlattice structure: "Due to a lag between the rate of aluminium cell temperature change in PAMBE and the optimum growth rate for N-polar AlGaN/GaN structure, an interruption-free linearly graded AlGaN growth was not possible."

The epitaxial material was completed with 1nm/1nm AlN/GaN. The super-lattice was designed to have an effective 33% Al content, while the cap had an effective 50% Al content. The channel mobility was 800cm²/V-s, about 60% higher than for a GaN-on-sapphire structure.

Further PAMBE was used to selectively deposit n⁺-GaN contacts through a silicon dioxide mask. Further transistor fabrication included metal-organic chemical vapor deposition (MOCVD) of silicon nitride gate dielectric, reactive-ion mesa etching, source/drain contact titanium/gold ohmic metal electrode deposition, and gate and contact pad deposition of titanium/gold. A 120nm plasma-enhanced chemical vapor deposition (PECVD) silicon nitride layer provided passivation.

The gate had two wings of 25µm width (2x25µm) and 0.75µm length. The gate was placed at 0.5µm distance from the source contact. The source–drain distance was 5µm. With the gate at 0V relative to the source (V_{GS}), the on-resistance was ~2 Ω -mm. The maximum

drain current was 1.1A/mm at almost 5V $V_{\text{DS}}.$ The peak transconductance was ${\sim}200\text{mS}/\text{mm}$ with the gate at ${-}4.2\text{V}$ and the drain at 4V.

The current was slightly higher under pulsed operation, suggesting a self-heating effect. In many GaN-based transistors there is significant current collapse/dispersion where the charge flow is lower under pulsed operation. There was no such dispersion/collapse observed with the UCSB device.

Frequency cut-offs (Figure 2) were determined with the device biased at -4.5V V_{GS} and 8V V_{DS} : 14.6GHz for maximum oscillation/power gain (f_{max}) and 8.9GHz for current gain (f_{T}). The biasing produced a drain current of 0.598A/mm. The cut-off values were determined without pad de-embedding.

Load-pull measurements at 4GHz were performed to assess large-signal performance. Class AB biasing was used with the drain current at 270mA/mm, about a quarter of the maximum (-6V V_{GS} , 5V $V_{DQ,Q}$). This optimized power-added efficiency (PAE) at 4GHz in its trade-off with gain. The output power density reached 0.56W/mm. The maximum PAE was 24%.

The researchers hope to achieve deep AB biasing in future scaled and optimized devices. For example, the gate-to-drain breakdown voltage of ~15V needs to be increased to enable increased gain and PAE at low charge density. ■

https://doi.org/10.1088/1361-6641/ab0761 Author: Mike Cooke