

# High-voltage gallium oxide transistors with more than 1kV breakdown

Enhancement-mode, normally-on operation achieved for first time.

Researchers based in the USA and Japan claim the first enhancement-mode high-voltage vertical gallium oxide ( $\text{Ga}_2\text{O}_3$ ) metal-insulator-semiconductor field-effect transistors (MISFETs) [Zongyang Hu et al, IEEE Electron Device Letters, published online 25 April 2018]. Enhancement-mode operation (normally-off at 0V gate) is highly desired for power electronics, reducing power consumption and allowing for fail-safe designs.


$\text{Ga}_2\text{O}_3$  has a wide 4.9eV bandgap and expected 8MV/cm breakdown field. The electron mobility has a decent limit of  $250\text{cm}^2/\text{V}\cdot\text{s}$ , allowing

realistic power device proposals. Large single-crystal substrates are commercially available.

Cornell University in the USA and Hosei University and Novel Crystal Technology Inc in Japan used hydride vapor phase epitaxy (HVPE) to deposit  $10\mu\text{m}$  n- $\text{Ga}_2\text{O}_3$  on n- $\text{Ga}_2\text{O}_3$  (001) substrate. The substrate carrier density was  $2 \times 10^{18}/\text{cm}^3$ . The epitaxial drift layer doping concentration was less than  $2 \times 10^{16}/\text{cm}^3$ . A silicon box-implant added a  $50\text{nm}$   $\text{n}^+$ - $\text{Ga}_2\text{O}_3$  layer with  $5 \times 10^{19}/\text{cm}^2$  doping to allow low contact resistance for the source contact after activation annealing.

Vertical fin-channels were inductively coupled etched using platinum masking. The target fin height and width were  $1.0\mu\text{m}$  and  $0.3\mu\text{m}$ , respectively. The gate stack consisted of atomic layer deposition (ALD) aluminium oxide ( $\text{Al}_2\text{O}_3$ ) dielectric and sputtered chromium (Cr) metal.

Photoresist fill and planarization steps were used to



**Figure 1. (a) Schematic cross section of  $\text{Ga}_2\text{O}_3$  vertical power MISFET. (b) 52° scanning electron microscope SEM cross-section image showing 330nm wide and 795nm long fin-channel.**

remove metal from the  $50\text{nm}$   $\text{n}^+$ - $\text{Ga}_2\text{O}_3$  source contact material. Plasma-enhanced chemical vapor deposition (PECVD) of  $200\text{nm}$  silicon dioxide ( $\text{SiO}_2$ ) spacer was followed by resist fill and planarization to clear the source contact region again. The ohmic source titanium/aluminium/platinum (Ti/Al/Pt) metals were then deposited. Devices (Figure 1) were isolated by removing  $\text{SiO}_2$  and Cr from between them.

Devices with  $0.33\mu\text{m} \times 80\mu\text{m}$  source area had a drain current density of  $\sim 350\text{A}/\text{cm}^2$  with 10V drain bias and the gate set at 3V under pulsed operation, avoiding thermal effects. The differential on-resistance was  $\sim 18\text{m}\Omega\cdot\text{cm}^2$ , normalized to the source contact area. Process non-uniformity led to a wide range of drain currents ( $300\text{--}500\text{A}/\text{cm}^2$ ) and on-resistances ( $13\text{--}18\text{m}\Omega\cdot\text{cm}^2$ ). Threshold voltages were all positive, in the range  $+1.2\text{V}\text{--}+2.2\text{V}$ , giving enhancement-mode, normally-on operation. The on/off current ratio was of

the order  $10^8$ . The leakage was at the limit of the measurement system. The sub-threshold swing was  $\sim 85\text{mV/decade}$ .

Hard breakdown occurred at 1057V drain voltage (BV) with leakage current low at close to the detection limit up to that point (Figure 2). The breakdown field is estimated at  $1.44\text{MV/cm}$ , far below the value expected for  $\text{Ga}_2\text{O}_3$ .

The researchers comment: "Examination of the devices after breakdown shows visible damage near the outer edges of the gate pads. For the same reason, the three-terminal BV demonstrated in this work is slightly lower compared to the two-terminal BVs in heterojunction p-Cu<sub>2</sub>O/n-Ga<sub>2</sub>O<sub>3</sub> diode fabricated on similar HVPE-Ga<sub>2</sub>O<sub>3</sub> epitaxial layers and substrates." The team expects higher breakdown voltages from implementing field plates or ion implantation edge termination. ■

<https://doi.org/10.1109/LED.2018.2830184>

Author: Mike Cooke




Figure 2. Representative three-terminal off-state (at 0V gate) drain and gate current versus drain bias ( $I_d/I_g - V_{ds}$ ) characteristics and breakdown voltage.

# REGISTER

for *Semiconductor Today*  
free at

[www.semiconductor-today.com](http://www.semiconductor-today.com)