## Fully vertical gallium nitride p-i-n diode grown on silicon substrate

Researchers claim the first demonstration of GaN vertical p-i-n diodes on silicon with high performance.

Researchers in Hong Kong and China have claimed the first demonstration of gallium nitride (GaN) fully vertical p-type-intrinsic-n-type (p-i-n) junction diodes on silicon (Si) [Xinbo Zou et al, IEEE Electron Device Letters, vol 37 (2016), issue 5. p636]. The devices were grown on silicon and transferred to a silicon carrier wafer. The team from Hong Kong University of Science and Technology (HKUST) and Xi'an Jiaotong University believes the technique is a promising path for achieving cost-effective high-power switching devices.

The wide 3.4eV energy gap of GaN allows high critical electric fields to be achieved for high-voltage operation. Vertical GaN diodes for high-power, high-frequency electronics have been the subject of increasing interest, but most reports are of devices grown on bulk or free-standing GaN because the resulting epitaxial material is of higher quality with low dislocation density. However, the cost of such substrates is still very high.

Quasi-vertical GaN devices (e.g. standard light-emitting diodes with laterally placed n- and p-contacts on the epi-side of the wafer) on foreign substrates such as silicon, silicon carbide, or sapphire tend to suffer from electric field and current crowding effects.

The epitaxial material for the fully vertical diodes (Figure 1) was grown on 6" (111) Si by metal-organic chemical vapor deposition (MOCVD). The researchers estimated the dislocation density at  $9\times10^8/\text{cm}^2$ .

Fabrication consisted of etching trenches down to the silicon growth substrate with inductively coupled plasma, depositing and annealing nickel/gold on the p-GaN contact layer, bonding to a (100) Si carrier wafer with copper-tin-copper, removal of the (111) growth substrate by mechanical grinding and plasma etch, plasma-enhanced chemical vapor deposition (PECVD) of silicon dioxide (SiO<sub>2</sub>) sidewall passivation, removal of the aluminium gallium nitride (AlGaN) buffer, and chromium/gold electrode deposition on the n-GaN contact layer.

The copper-tin-copper bonding step was carried out at 280°C for only 30 seconds to avoid degrading the p-GaN material quality. The researchers also took




Figure 1. (a) Main steps in fabricating vertical p-i-n diodes on Si; (b, c) As-grown p-i-n diode surface characterized by optical microscopy and atomic force microscopy (AFM); (d) Image of p-i-n epilayers bonded onto Si (100); (e, f) scanning electron microscope (SEM) images of a fabricated p-i-n diode on Si with n-GaN facing up; (g) AFM image of n-GaN surface after AlGaN buffer removal.

particular care in etching the AlGaN buffer to limit surface roughness of the n-GaN contact layer to 4.96nm root-mean-square. Rough surfaces lead to increased leakage currents due to electric field spikes.

A 0.11mm<sup>2</sup>-area device had a forward voltage of 3.35V at 1A/cm<sup>2</sup> current density, consistent with the ~3.4eV bandgap of GaN. The resistance was relatively large at low current injection due to the 2µm-thick undoped n<sup>-</sup>-type i-GaN drift region. At higher current injection of 300A/cm<sup>2</sup>, the forward voltage was 8.38V and the differential resistance was  $3.3m\Omega$ -cm<sup>2</sup>.

The team comments: "The small differential on-resistance of  $3.3m\Omega\text{-}cm^2$  demonstrated in this work was attributed to conductivity modulation from carrier injection and excellent current spreading in the

## Technology focus: GaN diodes 95




Figure 2. Relationship between specific on-resistance and breakdown voltage of GaN vertical p-i-n rectifiers on various substrates.

fully vertical structure."

The researchers also estimate that 1.3V of the 8.38V drop was due to the drift layer with the remainder blamed on contact and series resistance of the p-GaN. Optimizing the p-GaN mobility and ohmic contact metals should reduce the forward voltage and on-resistance.

Under –200V reverse bias, the current was  $1 \times 10^{-2}$ A/cm<sup>2</sup>, which is comparable to other p-i-n diodes on foreign substrates, according to the researchers. The team believes the reverse leakage could be reduced using edge-termination techniques such as sidewall treatment and enhanced passivation. The breakdown voltage was -350V.

"In our diode, when the reverse voltage was larger than 40V, acceptor traps have been fully ionized and donor traps started to get neutralized," the researchers explain. "As the Fermi level kept moving towards the conduction band, more free electrons were generated in the conduction band, leading to a rapid increase of reverse current."

The Baliga figure of merit for the device was 37.0MW/cm<sup>2</sup> (350Vx350V/3.3mΩ-cm<sup>2</sup>). The researchers compare this with values obtained on other substrates (Figure 2) and comment: "To our knowledge, this is the best reported data for GaN p-i-n rectifiers grown on Si substrates. Considering the simple active GaN epi-layers with a drift region of only 2µm that can be grown on large-area Si substrates, the methods reported here showed great potential in achieving cost-effective GaN vertical devices for highpower and high-voltage switching applications." ■ http://ieeexplore.ieee.org/xpl/login.jsp ?tp=&arnumber=7444154

Author: Mike Cooke