## Increasing gallium nitride MOSFET threshold voltage

## Researchers claim record high value of 7.6V for aluminium oxide dielectric gate insulator.

niversity of Electronic Science and Technology of China claims a record high threshold voltage of +7.6V for an aluminium oxide/gallium nitride (Al<sub>2</sub>O<sub>3</sub>/GaN) metal-oxide-semiconductor field-effect transistor (MOSFET) [Qi Zhou et al, IEEE Electron Device Letters, published online 22 December 2015]

GaN transistors tend to be normally-on with negative threshold voltages without special measures designed to increase the threshold for normally-off operation. These measures tend to negatively impact other factors such as reducing on-current and/or increasing offcurrent/leakage.

Normally-off operation is particularly desired for power applications where fail-safety and power efficiency are important considerations. In particular, a threshold above 6V and a gate swing greater than 10V are often needed to avoid faulty turn-on induced by electromagnetic interference in power switching applications.

MOSFETs tend to have more positive thresholds compared with Schottky gate high-electron-mobility transistors (HEMTs). However, the dielectric/semiconductor interface in a MOSFET can create a positive fixed charge in trap states, impeding normally-off operation. Fixed charges can also act as scattering centers that reduce the field-effect mobility, increasing on-resistance.

The researchers fabricated their MOSFETs (Figure 1) on a commercial 4-inch AlGaN/GaN-on-silicon wafer

from Enkris Semiconductor (www.enkris.com). The metal-organic chemical vapor deposition (MOCVD) heterostructure consisted of a 3.5 $\mu$ m GaN buffer, 1nm AIN spacer, 23nm AIGaN barrier, and 2nm GaN cap. The specifications of the two-dimensional electron gas (2DEG) were 1.05x10<sup>13</sup>/cm<sup>2</sup> carrier density, 1500cm<sup>2</sup>/V-s mobility, and 400 $\Omega$ /square sheet resistance.

The ohmic contacts were fabricated before mesa isolation etching. The 100nm silicon nitride (SiN<sub>x</sub>) passivation was applied using inductively coupled plasma chemical vapor deposition (ICP-CVD).

The SiNx was also used as a hard mask for a two-step gate recess etching with inductively coupled plasma and a low-damage digital process. The 5Å digital etch cycle consisted of oxygen plasma oxidation and dilute hydochloric acid rinse for oxide removal.

Using 15 cycles of the digital etch resulted in a recess depth of about 30nm into the heterostructure, around 4nm over-etch into the buffer/2DEG layer. The recess root mean square (RMS) surface roughness was 0.54nm, according to atomic force microscopy.

The gate stack consisted of 18nm of atomic layer deposition (ALD) aluminium oxide  $(Al_2O_3)$  and nickel/gold. Annealing at 400°C in nitrogen was applied either post-dielectric (PDA) or post-gate (PGA) deposition.

The threshold voltage for  $1\mu$ A/mm current (VTH') at 10V drain bias was -1.9V without annealing. This normally-on behavior was shifted to normally-off +2.7V



Figure 1. (a) Schematic cross section of normally-off Al<sub>2</sub>O<sub>3</sub>/GaN MOSFETs and (b) surface morphology of recessed gate region.

## Technology focus: GaN transistors 97

with PGA. PDA devices had an even higher threshold of +5.2V. Capacitancevoltage measurements were consistent with Al<sub>2</sub>O<sub>3</sub>/GaN interface trap densities of 1.44x10<sup>13</sup>/cm, 5x10<sup>12</sup>/cm<sup>2</sup>, and 3x10<sup>12</sup>/cm<sup>2</sup> for no annealing, PGA, and PDA, respectively. The team believes the interface traps result in positive charges that shift the threshold downwards: "The presence of interface positive charges can be explained by two possible scenarios. (1) The GaN surface is metal (Ga)face, the oxygen atoms of Al<sub>2</sub>O<sub>3</sub> attach to



Figure 2. (a) Measured transfer curves in linear- and log-scale, (b) transfer curves versus drain bias (V<sub>DS</sub>), (c) output curves and (d) frequency-dependent capacitance-voltage (C-V) xy- curves of PDA device. Inset: extracted interface state energy levels and corresponding state of density (D<sub>it</sub>). Sweep rate 0.25V/s.

Ga substituting for N (ON) and forming Ga–O bond at  $Al_2O_3/GaN$  interface due to the low formation energy of ON. The ON is likely to act as a shallow donor in GaN and positively charged (ON+). (2) The Ga dangling bonds (DBs) could be generated during gate recessing and act as the positive charge centers."

The team suggests that the nitrogen from the annealing more easily reaches the interface if applied post-dielectric rather than post-gate. This nitrogen fixes the ON and DB problems.

A PDA device with 2µm gate length demonstrated a threshold voltage ( $V_{TH}$ ) for the linear region of +7.6V (Figure 2). The gate–source and gate–drain distances and gate width were, respectively, 1.5µm, 5µm, and 50µm. The gate had an overhang of 0.5µm on either side. The maximum drain current of 355mA/mm was

achieved at +14V gate potential.

The researchers comment: "These values are the highest reported for normally-off GaN devices with  $V_{TH}$  >5V up to date. The device features an excellent pinch-off at  $V_{GS}$  of ~+4.6V, and delivers a low off-state leakage current of 1.8nA/mm at  $V_{GS}$  = 0V. The  $V_{TH}$  also exhibits good stability versus drain bias voltage."

The researchers also point out that the +5.2V value for the more stringent  $V_{TH'}$  criterion is remarkable. Other groups with normally-off devices have reported only up to +2.7V for this  $V_{TH'}$  criterion, according to a comparison table assembled by the team. The same table gives a maximum  $V_{TH}$  of +7.2V for the other groups. http://ieeexplore.ieee.org/xpl/login.jsp ?tp=&arnumber=7361977

Author: Mike Cooke