

# Vanadium dioxide enables III-nitride phase-transition field-effect transistor

**Combination gives very low leakage and sub-thermionic steep-switching.**

**C**ornell University in the USA has demonstrated a gallium nitride (GaN) phase-transition field-effect transistor (FET) based on loading a metal-oxide-semiconductor high-electron-mobility transistor (MOS-HEMT) with a vanadium dioxide ( $\text{VO}_2$ ) resistor [Amit Verma et al, IEEE Transactions on Electron Devices, vol65, p945, 2018]. The combination enabled very low leakage along with 'sub-thermionic' subthreshold steep-switching behavior.

The researchers comment: "This first demonstration of ultralow-leakage steep switching in GaN phase-FETs using integration-friendly ALD  $\text{VO}_2$  opens the door to introducing new functionalities in nitride low-power digital devices, microwave circuits, photonic devices, and power electronics in the GaN-on-silicon platform."

Heating the  $\text{VO}_2$  resistor above  $\sim 67^\circ\text{C}$  gave an insulator to metal transition. An electrically driven transition to the metallic phase occurred above a critical field of  $\sim 27\text{kV/cm}$  at  $60^\circ\text{C}$ . The current density threshold was  $\sim 20\mu\text{A}/\mu\text{m}$ .

The  $\text{VO}_2$  was grown by atomic layer deposition (ALD) using tetrakis-ethylmethylamino-vanadium (TEMAV) and ozone precursors on sapphire. The layer was


50nm thick with amorphous structure. Annealing crystallized the  $\text{VO}_2$ . The contacts on the  $100\mu\text{m}$ -wide  $\text{VO}_2$  resistors were titanium/gold.

The team comments: "Though this transition can be achieved at room temperature, an elevated temperature of  $60^\circ\text{C}$  was used to keep the transition voltage lower."


The resistor was connected to an aluminium gallium nitride barrier (AlGaN) MOS-HEMT on silicon (Figure 1). The GaN buffer layer was  $1.3\mu\text{m}$ . The ohmic source/drain contacts were alloyed titanium/aluminium/nickel/gold. The gate stack consisted of ALD silicon nitride ( $\text{SiN}_x$ ) and aluminium oxide ( $\text{Al}_2\text{O}_3$ ) with nickel/gold electrode.

Without the  $\text{VO}_2$  load resistor, the pinch-off voltage was  $-5\text{V}$ , while the on/off current ratio was 12 orders of magnitude. At  $60^\circ\text{C}$ , the subthreshold swing/slope (SS) was  $\sim 90\text{mV/decade}$ , which compares with the thermionic 'Boltzmann' limit of  $66\text{mV/decade}$ . Good saturation gave current densities of  $\sim 0.4\text{mA}/\mu\text{m}$ .

The phase FET consisted of a  $2\mu\text{m} \times 100\mu\text{m}$   $\text{VO}_2$  source load on a  $200\mu\text{m}$ -wide GaN MOS-HEMT with  $3\mu\text{m}$  gate length, and  $2\mu\text{m}$  gate-source and  $4.5\mu\text{m}$  gate-drain separations. The performance of the combined device



**Figure 1. Schematic of phase-FET. AlGaN/GaN MOS-HEMT on Si (right) loaded at source with ALD  $\text{VO}_2$  resistor.**



**Figure 2. Measured transconductance of (a) GaN MOS-HEMT and (b) GaN phase-FET as function of gate bias. Measured SS as function of drain current for (c) GaN MOS-HEMT and (d) GaN phase-FET device at 60°C.**

depended on the direction of sweep (hysteresis).

In the insulating state, the  $\text{VO}_2$  load reduces the effective gate-source bias, suppressing the drain current. There is also an impact when the  $\text{VO}_2$  resistor goes metallic: with the drain bias at 10V and the gate at +2V, the drain current was  $337\mu\text{A}/\mu\text{m}$ , while in the bare MOS-HEMT the current was  $427\mu\text{A}/\mu\text{m}$  under the same conditions. Due to the extremely low off-current, the  $\text{VO}_2$  resistor has “no effect” in the off-state.

The transition from insulating to metallic phase for the  $\text{VO}_2$  resistor occurred at a drain bias of about 4V in up-sweeps. The change back to insulating  $\text{VO}_2$  was more gradual in the down sweep.

The SS behavior showed the MOS-HEMT being above the thermionic limit at all times (Figure 2).

**This first demonstration of ultralow-leakage steep switching in GaN phase-FETs using integration-friendly ALD  $\text{VO}_2$  opens the door to introducing new functionalities**

However, the phase FET had values reaching down to  $\sim 9\text{mV}/\text{decade}$  in the up-sweep and  $\sim 29.2\text{mV}/\text{decade}$  in the down-sweep. At the same drain currents as these minima, the MOS-HEMT SS was  $\sim 720\text{mV}/\text{decade}$ .

The researchers comment: “This experimental result is an initial proof of concept to access sub-Boltzmann limit modulation using ALD  $\text{VO}_2$ . To move the steep transition gate voltages to the subthreshold regime for low-power digital switching, and potentially for memory-logic hybrids, it will be necessary to match the device geometries and the  $\text{VO}_2$  impedance. This will also enable shaping of the hysteresis.”

The team sees the next steps of the research as being on-wafer integration of the two components of the phase-FET, reducing hysteresis, reducing the  $\text{VO}_2$  phase transition voltage at room temperature, and obtaining steep switching over a larger drain current range. ■

<https://doi.org/10.1109/TED.2018.2795105>

Author: Mike Cooke