Bulk aluminium nitride platform for gallium nitride high voltage and power

Researchers claim first measurements on guantum well field-effect transistors achieve record high drain current of 2A/mm.

he USA's University of Notre Dame and Cornell University have claimed the first measurements on aluminium nitride/ gallium nitride (AIN/GaN/AIN) guantum well (OW) field-effect transistors (FETs) on bulk AIN substrates with re-grown ohmic contacts [Meng Qi et al, Appl. Phys. Lett., vol110, p063501, 2017]. A device with 65nm gate length achieved a record-high drain current of 2A/mm, it is claimed. The researchers see potential for future highvoltage and high-power microwave electronics.

The use of AIN increases the bandgap to 6.2eV, while a large conduction band offset increases the electron confinement in GaN QWs. The GaN/AIN charge polarization contrast should also increase carrier densities and drive currents.

Another attractive feature of AIN is a high thermal conductivity of 340W/m-K, close to that of silicon carbide substrates (370W/m-K), which are often used for state-of-the-art AlGaN/GaN devices. High thermal conductivity relieves heat dissipation in high-power operation.

The AIN/GaN/AIN quantum well structures (Figure 1) were grown by radio frequency plasma molecular beam epitaxy (MBE) on semiinsulating aluminium-polar bulk AIN substrates. The wafers were 400µm thick. The structure also included a 1.5nm GaN cap to prevent oxidation of the 6nm AIN top barrier.

The conductivity of the two-dimensional electron gas (2DEG) that forms near the AIN/GaN a sheet carrier density (n_s) of 2.8x10¹³/cm², a (R_{sh}) of 835 Ω /square.

The researchers did produce a structure with $601 \text{cm}^2/\text{V-s} \mu$, $3.2 \text{x} 10^{13}/\text{cm}^2 \text{ n}_{\text{s}}$, and $327 \Omega/\text{square R}_{\text{sh}}$. In that case the GaN layer was 21nm, and the AIN top barrier was 3nm. The improved performance is attributed to modified nucleation conditions in the epitaxy process. Referring to these figures, and measurements carried out at 77K, the researchers comment: "These



QW interface through charge polarization effects Figure 1. (a) Schematic cross-section layer structure of was characterized by Hall measurements, giving AIN/GaN/GaN heterostructure FETs on bulk AIN substrates (not to scale). (b) Images of grown and processed sample mobility (µ) of 260cm²/V-s, and sheet resistance (top), and unprocessed bulk AIN substrate (bottom). (c) SEM image of finished short-gate-length GaN guantum well FET.

> are the highest measured mobility and lowest sheet resistance for the AIN/GaN/AIN strained quantum well heterostructures on the AIN platform till date."

> Unfortunately, the team was unable to capitalize on the structure due to fabrication difficulties and limited supply of substrate material. In particular, there was a

Technology focus: Nitride electronics 83

lithography alignment problem. The team is presently attempting to more fully understand the transport properties of the AIN/GaN/AIN structure and the reason why the mobility is lower than for structures on GaN substrates.

Short-channel FET fabrication consisted of 40nm reactive-ion etch and MBE re-growth of n⁺-GaN as the source-drain contacts with titanium/gold electrodes, atomic layer deposition (ALD) of 5nm aluminium oxide

nickel/gold gates.



Figure 2. DC common-source family of current-voltage characteristics for (a)1µm and (Al₂O₃) and deposition of (b) 65nm gate AlN/GaN/AlN FETs. (c) Transfer characteristics of both (semi-log scale).

Nickel/gold was also added to the source-drain electrodes. The researchers also produced long-channel devices where the gate metals were deposited on the GaN cap, followed by 5nm ALD of Al₂O₃.

Raman spectroscopy indicated that the compressive strain of the channel was almost completely relaxed in the re-grown GaN of the source-drain contacts. Hall measurements on the FET structure gave 3.4×10^{13} /cm² n_s, 180 cm²/V-s μ , and 1020Ω /square R_{sh} . The researchers comment that the reduced μ and increased R_{sh} "from the as-grown sample may be due to the modification of surface states by the ALD Al₂O₃ layer." Transmission line structure measurements gave a specific contact resistance of 0.13Ω -mm and sheet resistance of 1100Ω /square.

The short-channel device demonstrated 2A/mm current density at 12V drain and +1V gate bias, 3x higher than for the long-channel FET. The short-channel FET had 65nm gate length and 2x50µm width. The gate-source and source-drain distances were 170nm and 850nm, respectively. The long-channel parameters were 1µm gate length, 50µm width, 1.5µm source–gate, and 5µm source-drain.

An 80nm gate-length FET had increased current density of 2.8A/mm at +3V gate and 12V drain bias. The higher current was due to a shorter gate-source spacing leading to lower source access resistance, according to the team. However, the device only had half a gate width, which made it unsuitable for frequency performance testina.

The high-current performance was comparable to that of state-of-the-art GaN FETs and a significant improvement over AIN/GaN devices produced on AIN/sapphire templates (~1.4A/mm).

The on-resistance of the long- and short-channel FETs was 8.4 Ω -mm and 1.8 Ω -mm, respectively. The shortchannel device had a high output conductance due to short-channel effects that could be suppressed by using thinner QW and gate barrier stacks. A thinner QW would bring increased benefits from the AIN back barrier.

Studies of the gate leakage indicated that the nonoptimal MBE process generated defects. The gate leakage was reduced in the short-channel devices by the Al₂O₃, improving the on/off current ratio by three orders of magnitude.

The peak extrinsic transconductance of the 65nm FET came in at 250mS/mm, at -6.8V gate potential and 8V drain bias. Correcting for source access resistance, the intrinsic transconductance was 270mS/mm. The threshold voltage was -9.1V, giving normally-on behavior, reflecting the high sheet carrier density and the gate capacitance.

Pulsed large-signal (10V) measurements showed an 18% gate lag and a 16% drain lag. Improved largesignal performance and environmental robustness are expected from the use of passivation to reduce the effects of surface states.

Radio frequency (0.25–30GHz) measurements gave a 120GHz current-gain cut-off (f_T) and 24GHz power-gain cut-off (f_{max}). The low f_{max} could be improved by moving from rectangular to T-gate structures,

The researchers suggest that using thicker largebandgap AIN barrier layers with AIGaN channels could achieve improvements in breakdown characteristics and thermal handling over existing state-of-the-art and could lead to high-power applications. http://dx.doi.org/10.1063/1.4975702 Author: Mike Cooke