## Split gate improves octagonal-cell silicon carbide MOSFET performance

Reduced capacitance and charge storage figures of merit show the first 1.2kV silicon carbide devices with better performance than 600V silicon-based power transistors.

ijeong Han and B. J. Baliga of North Carolina State University (NCSU) in the USA have combined split-gate structures with their 1.2kVrated octagonal-cell (OCTFET) layout for 4H-polytype silicon carbide metal-oxide-semiconductor field-effect transistors (MOSFETs) "for the first time" [IEEE Electron Device Letters, vol40, issue 7 (July 2019), p1163].

Han and Baliga reported late last year on the advantages of OCTFET over linear-cell layouts in terms of improved high-frequency figures of merit (HF FOMs) [www.semiconductor-today.com/news\_items/2019/ feb/ncsu\_010219.shtml]. The junction field-effect transistors (JFETs) were designed to operate in accumulation-mode rather than inversion-mode due to higher channel mobility.

The split-gate addition in the latest work removes some gate metal from over the JFET region, decreasing

capacitance and charge storage due to reduced gate-to-drain overhang, X (Figure 1). Han and Baliga explain: "The minimization of reverse transfer capacitance ( $C_{rss}$  or  $C_{gd}$ ) and gate-to-drain charge ( $Q_{gd}$ ) of the devices is beneficial for improving high-frequency performance because they are dominant factors that determine switching energy loss."

The split-gate addition in the latest work removes some gate metal from over the JFET region, decreasing capacitance and charge storage due to reduced gate-to-drain overhang

The devices (were fabricated at a 6-inch SiC power MOSFET foundry run by X-FAB in Texas. The 6-inch 4H-SiC substrate included a 10µm n-SiC epitaxial layer. While



Figure 1. (a) Split-gate OCTFET (SG-OCTFET) cell layout topology. (b) Split-gate MOSFET cell cross-section at A-A' in SG-OCTFET.

## Technology focus: Silicon carbide 73

the substrate was heavily n-doped, the epitaxial layer was lightly doped to give a drift layer. The gate electrode and MOSFET connecting links consisted of polysilicon (Poly-Si).

Simulations were used to optimize the dimensions of the split-gate OCTFET cell: WJFET= $1.5\mu$ m, a= $1.1\mu$ m, X= $0.3\mu$ m. The trade-offs for X included low on-resistance (large X favored) and low capacitance (low X). To keep the peak electric field down, the X value should also avoid the

region 0.7-0.9µm,



Figure 2. Measured gate charge of fabricated OCTFETs and SG-OCTFET at 800V drain bias and 10A drain current. Active area 0.045cm<sup>2</sup>.

where the expected peak field was of order 4.4MV/cm. For a peak field of less than 4MV/cm, and low HF-FOM values, the X value should be less than  $0.3\mu$ m.

The split-gate OCTFET was found to have reduced gate–drain capacitance-charge storage, as represented in the HF-FOMs combining specific on-resistance with gate–drain capacitance and charge storage ( $R_{on}C_{gd}$  and  $R_{on}Q_{gd}$ , respectively, Table 1 and Figure 2). The reduced capacitance/charge compensated for the increased  $R_{on,sp}$  (measured at 20V gate potential, 10A drain current) of the OCTFET layout, relative to linear cells.

Low  $C_{gd}$  also boosted the  $C_{iss}/C_{gd}$  FOM, where  $C_{iss}$  is the input capacitance, i.e. the sum of  $C_{gd}$  and  $C_{gs}$ . Large values of the  $C_{iss}/C_{gd}$  FOM are associated with false-turn-on suppression and low shoot-through current when the voltage changes rapidly. The output capacitance,  $C_{oss}$ , is the sum of  $C_{ds}$  and  $C_{qd}$ .

Han and Baliga also quote the RQ FOM values for Infineon's silicon-based 600V COOLMOS power transistor (IPL60R365P7) at 1240 (310m $\Omega$ x4nC), and Cree's 'state-of-the-art' 1.2kV SiC power linear cell topology MOSFET (CREE C2M0160120D) at 2240 (160m $\Omega$ x14nC). The researchers write: "Our work demonstrates for the first time that a HF-FOM [R<sub>on</sub>xQ<sub>gd</sub>] 1.66-times better than the 600V COOLMOS product can be achieved in a 1.2kV SiC power MOSFET by using the SG-OCTFET topology, which opens new application opportunities for 1.2kV SiC power MOSFETs."

https://doi.org/10.1109/LED.2019.2917637 Author: Mike Cooke

	0_J1.5	0_J1.1	0_J1.1_C	0_J1.5_SG	
WA-A'	5.10µm	4.53µm	3.75µm	5.10µm	
Channel density	0.256/µm	0.259/µm	0.377/µm	0.256/µm	
JFET (X) density	0.144	0.098	0.143	0.052	
Breakdown	1607V	1605V	1605V	1625V	
Vt <sub>h</sub>	2.12V	2.02V	2.12V	2.02V	
R <sub>on.sp</sub>	$8.38 \mathrm{m}\Omega$ -cm <sup>2</sup>	$12.82 \mathrm{m}\Omega$ -cm <sup>2</sup>	$8.47 \mathrm{m}\Omega$ -cm <sup>2</sup>	$8.51 \mathrm{m}\Omega$ -cm <sup>2</sup>	
C <sub>iss.sp</sub>	32nF/cm <sup>2</sup>	33nF/cm2	37nF/cm <sup>2</sup>	33nF/cm <sup>2</sup>	
C <sub>oss.sp</sub>	1073pF/cm <sup>2</sup>	1067pF/cm <sup>2</sup>	1069pF/cm <sup>2</sup>	1076pF/cm <sup>2</sup>	
C <sub>ad.sp</sub>	62pF/cm <sup>2</sup>	35pF/cm <sup>2</sup>	48pF/cm <sup>2</sup>	27pF/cm <sup>2</sup>	
Qg <sub>d,sp</sub>	233nC/cm <sup>2</sup>	113nC/cm <sup>2</sup>	144nC/cm <sup>2</sup>	88nC/cm <sup>2</sup>	
C <sub>iss</sub> /C <sub>ad</sub> FOM	516	943	771	1222	
RonxCad HF-FOM	520m $\Omega$ -pF	449m $\Omega$ -pF	407m $\Omega$ -pF	230m $\Omega$ -pF	
RonxQad HF-FOM	1953mΩ-nC	1449mΩ-nC	1220mΩ-nC	749mΩ-nC	

## Table 1. Experimental results for OCTFETs and split-gate OCFET with varying dimensions: O\_J1.5,