GaN on silicon through surface-activated bonding

Annealing of bonded materials allows tuning of the interface structure.

Researchers from UK, China and Japan have been exploring the potential of surface-activated bonding (SAB) as a means to create high-quality gallium nitride (GaN) on silicon (Si) with a view to lowcost, large-scale and multi-functional GaN/Si device applications [Yan Zhou et al, Appl. Phys. Lett., v122, p082103, 2023].

The technique avoids thick aluminium gallium nitride (AlGaN) heterostructures of direct GaN growth on silicon. Such layers are needed to bridge the large 17% lattice mismatch between GaN and silicon generating performance-sapping dislocations and other defects. The main attraction of using GaN/Si — rather than better matched silicon carbide, diamond or free-standing GaN substrates — is cost.

The drawback for applications — particularly ones involving heat generation such as for high-power/voltage management, for also found that annealing could convert the relatively thick amorphous layer of the bond formed at room temperature to a much thinner crystalline layer.


The epitaxial GaN was grown on 4-inch n-Si(111) wafers using metal-organic chemical vapor deposition (MOCVD) with trimethyl-Ga/Al and ammonia (NH₃) precursors. The 1.2 μ m 1000°C GaN layer was grown on 200nm 1060°C AlN buffer.


The surface activation (Figure 1) for the bonding consisted of fast argon atom beam irradiation of both the target n-Si(111) wafer and the epitaxial GaN/Si wafer. The bonding was carried out at room temperature in $7x10^7$ Pa vacuum with 1GPa external load for a minute.

The silicon epitaxial growth wafer was removed by chemical polishing and wet etching. The target wafer was protected from the etching by RF-sputtered silicon dioxide (SiO₂). Epitaxial growth produced

which there is much n-GaN (1200nm) Push Rod interest in GaN-AlN~200nm Bonding head (z-axis) based devices — is that these layers **Beam Source** n-Si(111) Specimen tend to be ther-FAB gun substrate mally resistive. This makes thermal GaN layer was Load lock management much Vacuum pump grown on Si by Chamber more difficult. The team — from MOCVD University of Bristol in the UK; State n-Si(111) Key Laboratory of Room temperature bonding substrate Superlattices and Microstructures, Substrate Activating surfaces University of Science and Technol-Bonding interface ogy of China, n-Si(111) Center for Hiah substrate Pressure Science and Technology of AlN~200nm AlN~200nm Advanced Research, n-GaN (1200nm) and Harbin Institute n-GaN (1200nm) of Technology, n-Si(111) n-Si(111) Beijing University of Technology in substrate substrate China; and Osaka City University and Removing substrate Bonding Osaka Metropolitan University in Japan Figure 1. Schematic SAB process to fabricate GaN/Si heterostructure.

Technology focus: GaN-on-silicon 63





Ga-polar GaN, and therefore the GaN/Si target wafer-bonded material was N-polar.

The stress state of the GaN/Si was studied using Raman spectroscopy. The researchers estimated a residual stress of 0±005GPa by comparing the E_2^{high} Raman peak shift relative to free-standing GaN grown by hydride vapor phase epitaxy (HVPE), assumed stress-free. This compares with MOCVD GaN/Si-grown samples, which had typical values of -0.05±0.09GaP (compressive) stress.

The team also studied the stress after annealing the SAB samples at 400°C, 700°C or 1000°C for 300s in nitrogen atmosphere. At the highest annealing temperature, a tensile stress of 0.16GPa developed, but at the lower temperatures the stress was negligible.

Transmission electron microscope (TEM) examination of the interface before and after 1000°C annealing showed the effect of the thermal process to be the transformation of an amorphous layer into a thin crystallized interlayer (Figure 2). The amorphous bond layer was of the order of tens of nanometers, while the crystallized interlayer was only a few nanometers. The inspection also found that "no structural defects, such as cracks, were observed at the interface whether without or with annealing."

According to energy-dispersive x-ray spectroscopy (EDS) mapping, the crystallized interlayer consisted of Ga, N and Si. There was also some diffusion of these elements into the neighboring GaN/Si materials.

The researchers attribute the amorphous layer of the unannealed samples to the effect of the surface activation in the bonding process, creating a cushion and allowing the GaN to relax over the silicon target wafer, despite the 17% lattice mismatch.

The researchers suggest that their study indicates that "it is possible to obtain stress-free GaN epitaxial layers through SAB technique at room temperature and tune the interlayer structure and residual stress through appropriate temperature annealing." https://doi.org/10.1063/5.0135138

Author: Mike Cooke