Tellurium doping for n-type indium gallium arsenide

Researchers claim record active doping concentration of 8x10¹⁹/cm³ for MOCVD process on 300mm silicon wafers.

esearchers in the USA claim a record active doping concentration of 8×10^{19} /cm³ for n-type Lindium gallium arsenide (In_{0 53}Ga_{0 47}As) grown on 300mm silicon (Si) wafers by metal-organic chemical vapor deposition (MOCVD) using diethyl-telluride (DETe) as the dopant source [Tommaso Orzali et al, Journal of Crystal Growth, vol426, p243, 2015]. The work involved SEMATECH, Aixtron Inc, and State University of New York (SUNY) Polytechnic Institute.

The team sees potential application in re-grown source-drain (S/D) structures for future InGaAs highmobility-channel transistor very-large-scale integration (VLSI) electronics. Silicon is the most common dopant for n-InGaAs. Unfortunately, as a group IV element it is amphoteric, so it can act as a donor or acceptor. Silicon begins to auto-compensate at 5x10¹⁸/cm³ electron concentration, limiting free carriers to around 10¹⁹/cm³.

The researchers used an Aixtron CRIUS-R 300mm system to perform MOCVD of In_{0 53}Ga_{0 47}As on 3-inch indium phosphide (InP) and 300mm Si (100) substrates. The precursors were trimethyl-gallium, trimethyl-indium, arsine, and diethyl-telluride in palladium-purified hydrogen carrier. The attractive properties of diethyl-telluride for MOCVD include being a liquid up to 136°C, low reactivity with air or water, and a vapor pressure of 12Torr at 30°C.

On InP, active electron densities higher than 1×10^{19} /cm³ were easily achieved at a growth temperature of 660°C and a V/III ratio of 44 (Table 1). This level was produced

by diethyl-telluride flows as low as 0.024µmol/min, giving a dopant concentration of 5.8×10^{19} /cm³ and an active electron density of 3.5x10¹⁹/cm³ (efficiency 60.3%). Increasing the flow by 50x only increased the dopant level to 10x10¹⁹/cm³, but since the activation efficiency was then only 23%, the active electron density was reduced to 2.3x10¹⁹/cm³.

The volatile nature of tellurium leads to a surfactant behavior and segregation at step edges of the growing InGaAs crystal structure. At higher growth temperature the tellurium tends to evaporate rather than be incorporated into the crystal.

Reducing the V/III ratio to 22 to ease the substitution of tellurium for arsenic in the InGaAs structure with 0.13µmol/min diethyl-telluride flow increased the activation efficiency from 19.6% to 59.6%. The respective dopant concentrations were 6.6x10¹⁹/cm³ and 5.7x10¹⁹/cm³. The active electron densities were 1.3x10¹⁹/cm³ and 3.4x10¹⁹/cm³, respectively.

The active electron density therefore seems to saturate around 3.5x10¹⁹/cm³ for growth at 660°C.

For growth on 300mm silicon, the process was used on an InP/GaAs buffer that bridged the 8% In_{0.53}Ga_{0.47}As/Si lattice mismatch. A highly resistive 300nm indium aluminium arsenide barrier was inserted between the buffer and InGaAs to ensure electrical isolation from the buffer. The InGaAs/InAlAs/InP were lattice matched. The bandgap of the InAlAs was 1.47eV, confining the electrons to the

Table 1. Hall & SIMS data for Te-doped $In_{0.53}Ga_{0.47}As$ on 3" InP wafers grown at 660°C.									
DETe (µmol/ min)	V/III ratio	Sheet resistance (Ω/square)	Mobility (cm ² / V-s)	Active electron density (10 ¹⁹ /cm ³)	Tellurium concentration (10 ¹⁹ /cm ³)	Activation efficiency (%)	Attempting improve tellu incorporation		
0.024 0.13 0.13 1.2	44 44 22 44	13.6 43.5 13.8 24.4	1310 1100 1320 1110	3.5 1.3 3.4 2.3	5.8 6.6 5.7 10	60.3 19.6 59.6 23	researchers v the growth te perature dow 500°C for the InGaAs grow		
							with 22 V/III		

Table 2. Hall & SIMS data for Te-doped In_{0.53}Ga_{0.47}As as function of growth temperature.

Temp (°C)	Substrate	Sheet resistance (Ω/square)	Mobility (cm²/V-s)	Active electron density (10 ¹⁹ /cm ³)	Activation efficiency (%)
500	Si	12.1	841	8.0	14.5
600	Si	44.2	970	4.4	62.8
660	InP	13.8	1320	3.4	59.6

improve tellurium incorporation, the researchers varied the growth temperature down to 500°C for the InGaAs growth with 22 V/III ratio and 0.13µmol/min diethyl-telluride flow (Table 2). At 500°C, the active electron density was 8x10¹⁹/cm³, with 14.5% activation efficiency on

Attempting to

Technology focus: InGaAs-on-silicon 83

a 5.5×10^{20} /cm³ tellurium concentration.

The researchers comment: "a carrier concentration of $8x10^{19}$ /cm³ is, to the best of our knowledge, amongst the highest values reported for MOCVD grown In_{0.53}Ga_{0.47}As [see Figure 1]."

The sheet resistance of a 100nm tellurium-doped InGaAs layer grown at 500°C was 9.53Ω /square with 0.8% coefficient of variation (standard deviation/mean). "This is an excellent value considering that the layer is grown at 500°C, in the MOCVD kinetic controlled regime, where a slight temperature non-uniformity can severely affect the alloy composition and the dopant concentration," the researchers write.

The surfactant properties of tellurium on InGaAs growth at 600°C reduced root-mean-square surface roughness from 3.6nm for undoped material to 0.4nm for heavily Te-doped InGaAs in 5µmx5µm atomic force microscopy (AFM) scans. At 500°C, the surface roughness of Te-doped InGaAs was 2.3nm.

A drawback of the surfactant property of Te was the slow turn-off of doping when the researchers tried to create a 110nm undoped InGaAs cap on a 300nm Te-doped InGaAs layer, as revealed by secondary-ion mass spectroscopy (SIMS) — see Figure 2. The 'memory effect' is attributed to accumulation of Te on the growth surface retarding incorporation in the bulk material. At the surface of the cap layer, the Te concentration was ~10¹⁸/cm³.

The researchers comment: "Although the slow Te turnoff may not be important for the targeted VLSI S/D

MOCVD MBE 10²⁰ [19]Sn [20] Si This work, 500C 🔺 [22]Sn [17] Te+Si N_d (cm⁻³) [18]Te This work, 600C [17] Si+Te [17]Te [14]Te 🔺 [21]Si 12]Te 11]Te 10¹⁹ 0.5 0.0 1.0 In mole fraction In Ga As GaAs InAs

Figure 1. In_xGa_{1-x}As active carrier concentration benchmarking.

avoid introducing dislocations from strain relaxation.
www.sciencedirect.com/science/article/pii/
S0022024815003541
Author: Mike Cooke

re-growth application, the slow turn-on will prevent the formation of an abrupt junction in the source/drain region, which is crucial for short-channel devices."

Possible ways to combat the memory effect include pulsing the dopant precursor before growth for sharp turn-on or inserting a postgrowth bake after the doped layer to sublimate tellurium precursor products from the wafer surface.

The tellurium content also affected the indium composition of the InGaAs — the presence of higher concentrations of tellurium improves indium incorporation (and vice versa). Further, the tellurium atom is larger than arsenic, introducing compressive strain into the doped InGaAs. Care must be taken to



Figure 2. SIMS profile of 300nmTe-doped InGaAs grown on InP/GaAs buffer heterostructure on Si capped with 110nm undoped InGaAs.