

# Increased maximum oscillation for ETH double-heterostructure transistor

**ETH-Zurich has reported a record maximum oscillation frequency  $f_{MAX}$  of 621GHz for any InP/GaAsSb device.**

**R**esearchers at ETH-Zurich have reported increased maximum oscillation frequency for its indium phosphide/gallium arsenide antimonide (InP/GaAsSb) double-heterostructure bipolar transistors (DHBTs) [Rickard Lövblom et al, IEEE Electron Device Letters, published online 12 July 2013].

Based on radio-frequency measurements between 0.2GHz and 40.2GHz, the researchers extrapolated a cut-off frequency ( $f_T$ ) of 428GHz and a maximum oscillation ( $f_{MAX}$ ) of 621GHz. "To the best of our knowledge, this represents the highest  $f_{MAX}$  reported for any InP/GaAsSb DHBT," the researchers write. The performance beats ETH's previous device by 100GHz for  $f_{MAX}$  [reported at [www.semiconductor-today.com/news\\_items/2011/MAY/ETH\\_020511.html](http://www.semiconductor-today.com/news_items/2011/MAY/ETH_020511.html)].

The epitaxial material (Figure 1) was grown on 2-inch semi-insulating indium phosphide (InP) substrate using metal-organic chemical vapor phase epitaxy. The InP and GaAsSb have a staggered 'type-II' band alignment where the conduction and valence band offsets are in the same direction at interfaces. The material design had a zero conduction band offset at the base-emitter junction and 150meV offset at the base-collector junction.

The devices were built using a triple mesa process. The emitter contact was 0.3 $\mu$ m wide and the base was 0.5 $\mu$ m. The emitter-base junction width was 0.2 $\mu$ m, giving an emitter area of 0.2 $\mu$ m x 4.4 $\mu$ m. The structure was achieved using electron-beam lithography and a hybrid dry/wet etch.

Emitter	n-Ga <sub>0.25</sub> In <sub>0.75</sub> As	Si 3.8x10 <sup>19</sup> /cm <sup>2</sup>	5nm
Grading	n-Ga <sub>0.25</sub> In <sub>0.75</sub> As	Si 3.8x10 <sup>19</sup> /cm <sup>2</sup>	10nm
	↑ n-Ga <sub>0.47</sub> In <sub>0.53</sub> As		
Emitter	n-Ga <sub>0.47</sub> In <sub>0.53</sub> As	Si 3.8x10 <sup>19</sup> /cm <sup>2</sup>	
Emitter	n-InP	S 3.0x10 <sup>19</sup> /cm <sup>2</sup>	130nm
Emitter	n-InP	Si 2.5x10 <sup>16</sup> /cm <sup>2</sup>	5nm
Grading	n-InP	Si 2.5x10 <sup>16</sup> /cm <sup>2</sup>	10nm
	↑ n-Ga <sub>0.22</sub> In <sub>0.78</sub> P		
Emitter	n-Ga <sub>0.22</sub> In <sub>0.78</sub> P	Si 2.5x10 <sup>16</sup> /cm <sup>2</sup>	5nm
Graded base	p-GaAs <sub>0.59</sub> Sb <sub>0.41</sub>	C 8.4x10 <sup>19</sup> /cm <sup>2</sup>	20nm
	↑ p-GaAs <sub>0.41</sub> Sb <sub>0.59</sub>		
Collector	n-InP	S 1.3x10 <sup>17</sup> /cm <sup>2</sup>	125nm
Collector pedestal	n-InP	S 2.2x10 <sup>19</sup> /cm <sup>2</sup>	50nm
Etch stop	n-Ga <sub>0.40</sub> In <sub>0.60</sub> As	Si 3.0x10 <sup>19</sup> /cm <sup>2</sup>	20nm
Sub-collector	n-InP	S 2.2x10 <sup>19</sup> /cm <sup>2</sup>	300nm
Substrate	InP	Semi-insulating	350 $\mu$ m

Figure 1. Epitaxial layer structure.

The emitter electrode metals were titanium/platinum/gold. The base electrode consisted of platinum/nickel/platinum/gold.

The emitter sidewall and base extrinsic surface were passivated with silicon nitride. Undercut etching was used to reduce the length of the collector mesa with the aim of decreasing the extrinsic base–collector capacitance.

Application of the final metal interconnects was preceded by a low-temperature (less than 190°C) Teflon-based etch-back planarization developed at ETH [see [www.semiconductor-today.com/news\\_items/2012/JULY/ETH\\_120712.html](http://www.semiconductor-today.com/news_items/2012/JULY/ETH_120712.html)].

The high  $f_{MAX}$  performance was attributed to the small emitter width of 0.2 $\mu$ m and the reduced extrinsic base–collector capacitance. Improvement in  $f_T$  over other devices produced by ETH was attributed to “a higher Kirk current density achieved by raising the collector doping level.”


The Kirk effect in bipolar transistors is a significant increase at high current densities of the transit time across the base region, degrading device performance. A higher Kirk current density means a delay in the onset of the effect.

Bias conditions for the quoted frequency cut-offs were 7.6mA collector current and 1.2V between collector and emitter. Varying these conditions (Figure 2) decreased

the cut-off frequency but increased  $f_{MAX}$  to 634GHz (1.6V collector–emitter). The device’s DC peak current gain was 19 and the common–emitter breakdown voltage ( $BV_{CEO}$ ) was 5V at 1kA/cm<sup>2</sup> collector current density. ■

<http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6558475>

Author: Mike Cooke



**Figure 2.** Dependence of  $f_T$  and  $f_{MAX}$  on collector current at 1.2V and 1.6V collector–emitter biases. Inset: total base–collector capacitance as a function of collector current.

# REGISTER

for *Semiconductor Today*

free at

[www.semiconductor-today.com](http://www.semiconductor-today.com)