## High-frequency InAs quantum well transistors for future system on chip and RF

## Researchers in the USA have achieved the best combination of cut-off frequency and maximum oscillation frequency ever reported for any III–V MOSFET technology.

Researchers from GLOBALFOUNDRIES, SEMATECH and Massachusetts Institute of Technology (MIT) have extended their indium arsenide quantum well metal-oxide-semiconductor field-effect transistor (InAs QW MOSFET) technology to some of the highest and most balanced frequency performance yet seen [Dae-Hyun Kim et al, IEEE Electron Device Letters, published online 4 January 2013]. Many of the improvements in the latest work are attributed to the dramatically higher quality interface between dielectrics and III-V semiconductors enabled by atomic layer deposition (ALD) techniques developed in the last few years.

The device material was grown on an indium phosphide (InP) substrate (Figure 1). The structure featured a 300nm indium aluminium arsenide ( $In_{0.52}AI_{0.48}As$ ) back barrier/buffer, silicon delta-doping, a 5nm InAlAs spacer, a 10nm channel, a 2nm InP etch stop, and a 10nm indium gallium arsenide ( $In_{0.53}Ga_{0.47}As$ ) cap. The channel consisted of an InGaAs/InAs/InGaAs sandwich. The structure had a room-temperature Hall mobility of 8000cm<sup>2</sup>/V-s and sheet carrier density of  $1x10^{12}/cm^2$ .

Transistor formation consisted of mesa isolation, molybdenum/titanium/molybdenum/gold ohmic source-drain, silicon dioxide (SiO<sub>2</sub>) plasma-enhanced chemical vapor deposition (PECVD), electron-beam lithographic patterning and plasma/wet etch of the gate recess, atomic layer deposition of the 3nm aluminium oxide (Al<sub>2</sub>O<sub>3</sub>) gate insulator, and deposition of a palladium/gold gate electrode.

A 100nm-gate-length device demonstrated a positive threshold of 0.2V for  $1\mu A/\mu m$  drain current at 0.5V drain bias. A positive threshold is desired for low-power-consumption enhancement-mode/normally-off transistors. The subthreshold swing was relatively low, at 105mV/dec, and the drain-induced barrier lowering was 100mV/V. These values are described as 'excellent' in the research paper.

The gate leakage was suppressed to less than  $1nA/\mu m$  at all measured biases by the  $Al_2O_3$  insulation. The is a factor of  $10^5$  better than the forward bias values typical of III-V high-electron-mobility transistors (HEMTs) that depend on metal-semiconductor Schottky barriers to isolate the gate electrode. The on-resistance for the InAs QW MOSFET at 0.8V




Figure 1. (Left) Device schematic and (right) transmission electron micrograph (TEM) image for the cross section of 100nm InAs MOSFETs with 3nm  $Al_2O_3$ .

semiconductorTODAY Compounds & Advanced Silicon • Vol. 8 • Issue 2 • March 2013

## Technology focus: III-V MOSFETs 93




Figure 2. (a)  $R_{ON}$  as a function of  $L_g$  for InAs MOSFETs and (inset) simple model for  $R_s$  and (b) extracted components for  $R_s$  which arise from transmission line method (TLM) and  $R_{ON}$  analysis.

gate potential was  $370\Omega$ -µm. The researchers comment: "This outstanding R<sub>ON</sub> contributes to the maximum transconductance (g<sub>m.max</sub>) =  $1720\mu$ S/µm at V<sub>DS</sub> = 0.5V."

The frequency dependence of the devices was tested between 0.5GHz and 50GHz. The cut-off frequency ( $f_T$ ) of a 100nm-gate device of width 2x20µm was 248GHz. The maximum oscillation ( $f_{max}$ ) was 302GHz. The researchers write: "To the knowledge of the authors, these are the best combination of  $f_T$  and  $f_{max}$  at  $V_{DS} =$ 0.5V ever reported in any III–V MOSFET technology, and approach to advanced III–V HEMTs with similar gate lengths."

The researcher concluded with an analysis of the source resistance  $(R_s)$  obtained by comparing devices

with different gate lengths ( $L_g$ ). The team used a model that decomposed  $R_s$  into three terms: contact resistance ( $R_c$ ) between the non-alloyed ohmic metal electrode and n<sup>+</sup>-GaN semiconductor, access resistance ( $R_{acc}$ ) between the ohmic and gate regions, and, finally the resistance of the InP etch stop barrier ( $R_{Barrier}$ ). The researchers believe the dominant component is  $R_{acc}$ , which was estimated to be around 56% of the total (Figure 2). The application of a self-aligned ohmic contact process design is expected to significantly reduce the source resistance in the future.  $\blacksquare$ http://ieeexplore.ieee.org/xpl/articleDetails.jsp? tp=&arnumber=6403503 Author: Mike Cooke

## REGISTER for Semiconductor Today free at www.semiconductor-today.com