

Growing InGaAs MOSCAPs directly on (100) silicon substrates

A metamorphic buffer of only 840nm is the thinnest reported to date, according to researchers in Taiwan.

Researchers in Taiwan have produced indium gallium arsenide (InGaAs) metal-oxide-semiconductor capacitors (MOSCAPs) with low interface trap densities directly on silicon [Yueh-Chin Lin et al, Appl. Phys. Express, vol7, p041202, 2014]. InGaAs is a high-mobility semiconductor that should improve transistor characteristics for high-frequency applications.

MOSCAPs with low trap densities are an important step towards producing high-performance MOS field-effect transistors (MOSFETs). In effect, MOSCAPs are MOSFETs without source/drain contacts. Reducing the

trap density at the dielectric/semiconductor interface is vital for good electrostatic control by the gate in MOSFETs.

Often, InGaAs heterostructures are grown first on indium phosphide (InP) substrates and then transferred to silicon by wafer bonding techniques. The team from National Chiao-Tung University and Taiwan Semiconductor Manufacturing Company

Table 1. Parameters of InGaAs MOSCAPs with Al₂O₃ annealing at 400°C.

Doping	Interface trap density	Frequency dispersion	Hysteresis
$8.0 \times 10^{16}/\text{cm}^3$	$5.80 \times 10^{11}/\text{cm}^2\text{-eV}$	2.74%/decade	76mV
$1.7 \times 10^{17}/\text{cm}^3$	$5.87 \times 10^{11}/\text{cm}^2\text{-eV}$	2.52%/decade	65mV
$6.2 \times 10^{17}/\text{cm}^3$	$5.44 \times 10^{11}/\text{cm}^2\text{-eV}$	2.37%/decade	84mV




Figure 1. Transmission electron micrographs of InGaAs/Si heterostructure (a) and high-resolution close-up of InGaAs channel region (b).

(TSMC) grew their InGaAs heterostructure (Figure 1) on 300mm (100) silicon (Si) substrates directly by metal-organic chemical vapor deposition (MOCVD).

The first buffer layer of strained GaAs was designed to metamorphically bridge the lattice mismatch between silicon and the InP buffer and lattice-matched $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ 'channel'. The GaAs/InP metamorphic combination was 840nm thick: "the thinnest buffer for the growth of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ on a Si substrate reported to date," according to the researchers.

Analysis of the sample suggested that the dislocations were predominantly trapped in the GaAs layer. The dislocations in the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ layer were estimated at $2\text{--}3 \times 10^9/\text{cm}^2$, according to x-ray diffraction (XRD) measurements. Atomic force microscopy (AFM) of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ surface gave a root-mean square roughness of 1.94nm averaged over a $5\mu\text{m} \times 5\mu\text{m}$ field. This is in the range given by previous $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ growth on Si with thicker GaAs/InP buffers.

Room-temperature Hall mobility measurements gave values in excess of $5000\text{cm}^2/\text{V}\cdot\text{s}$, comparable to InGaAs grown on InP substrates.

The metal-oxide-semiconductor capacitors (MOSCAPs) were fabricated by surface treatment, aluminium oxide and gate metal deposition, and Ohmic contact formation. The 8nm-thick oxide was applied using atomic layer deposition (ALD) at 300°C , followed by a 10-minute anneal process in nitrogen gas. The gate metal layers consisted of nickel and gold. The Ohmic contact was constructed by etching the oxide with hydrofluoric acid, revealing the InGaAs surface, and then depositing and annealing gold/germanium/nickel/gold metal contacts.

According to capacitance versus voltage measurements (Figure 2), the aluminium oxide anneal process gave fewer interface traps at 400°C ($5.44\text{--}5.87 \times 10^{11}/\text{cm}^2\cdot\text{eV}$), compared with a similar sample annealed at 500°C ($1.45\text{--}1.62 \times 10^{12}/\text{cm}^2\cdot\text{eV}$). With 400°C annealing, the frequency dispersion was small and the hysteresis "excellent" (Table 1).

The researchers conclude the performance of the $\text{Al}_2\text{O}_3/\text{InGaAs}/\text{Si}$ MOSCAPs was comparable to $\text{Al}_2\text{O}_3/\text{InGaAs}$ on lattice-matched InP. "The results demonstrate the potential of integrating an InGaAs-based material on a 12-inch silicon substrate by MOCVD for future high-performance low-power logic device applications and mainstream manufacturing." ■

<http://iopscience.iop.org/1882-0786/7/4/041202/article>
Author: Mike Cooke

Results demonstrate the potential of integrating an InGaAs-based material on a 12" Si substrate by MOCVD for future high-performance low-power logic device applications and mainstream manufacturing




Figure 2. Capacitance-voltage curves for samples with silicon-doped InGaAs layers with oxide annealed at 400°C : (a) $8.0 \times 10^{16}/\text{cm}^3$, (b) $1.7 \times 10^{17}/\text{cm}^3$, (c) $6.2 \times 10^{17}/\text{cm}^3$.