Beryllium oxide interlayer reduces interface trapping in InGaAs MOSFETs

A US/Korea team has developed a BeO/HfO₂ bilayer dielectric gate stack for QW MOSFETs for the 7nm technology node and beyond.

Researchers based in USA and South Korea have developed a gate stack for III-V quantum well metal-oxide-semiconductor field-effect transistors (QW MOSFETs) based on a bilayer dielectric of beryllium oxide (BeO) and hafnium dioxide (HfO₂) [D.Koh et al, Appl. Phys. Lett., vol104, p163502, 2014].

BeO has a large energy bandgap of 10.6eV and a larger conduction band offset from indium gallium arsenide (InGaAs) channel material than alternatives such as aluminium oxide (Al_2O_3) . Such properties as exhibited by BeO are attractive for avoiding interface traps that adversely affect MOSFET performance. Other attractions of BeO include a 'self-cleaning effect', higher thermal stability, and better performance as an oxygen diffusion barrier.

The US/Korea research involved University of Texas at Austin, USA; SEMATECH Inc, USA; Chungnam National University, South Korea; GLOBALFOUNDRIES, USA; and Texas State University, USA.

The III-V epitaxial structure was grown using molecular beam epitaxy (MBE) on indium phosphide (InP) substrate (Figure 1). The indium aluminium arsenide ($In_{0.52}AI_{0.48}As$) buffer provided a back-barrier for the indium gallium arsenide ($In_{0.7}Ga_{0.3}As$) quantum well. The final layers consisted of 2nm InP and 20nm n⁺-In_{0.53}Ga_{0.47}As. The n⁺-InGaAs reduced the access resistance to the channel and increased channel electron concentration.

Transistor fabrication consisted of electrical isolation with a phosphoric acid wet etch, molybdenum/




Figure 1. Schematic of QW MOSFETs device structure with BeO or BeO/HfO_2 as gate dielectric.

semiconductor TODAY Compounds & Advanced Silicon • Vol. 9 • Issue 5 • June/July 2014

Technology focus: III-Vs MOSFETs 85




Figure 2. Electrical characteristic of QW MOSFETs with BeO/HfO₂ (1/1.5nm) gate stack. (a) Subthreshold performance with different channel length and transconductance (gm) of 100nm-gate-length device, (b) gate leakage current density of 100nm device, (c) drive current of 100nm QW MOSFET, and (d) mobility enhancement of 10 μ m-gate 1nm/1.5nm BeO/HfO₂ over 2nm BeO QW MOSFET.

titanium/gold source/drain deposition, and gate stack formation. The patterning for the gate created a hard mask of silicon dioxide. The mask was used as the pattern for an etch down to the InGaAs cap with carbon tetrafluoride plasma, followed by phosphoric acid-based wet etch to the InP layer.

The BeO interface passivation and HfO_2 dielectric (1nm/1.5nm) were applied using 250°C atomic layer deposition (ALD) in a Cambridge Nano system. The gate metal was titanium and the gate contact pad was titanium/gold.

Measurements on MOS capacitors with a BeO/HfO₂ bilayer gave a mid-gap interface trap density of 1×10^{12} /eV-cm². A 2nm BeO dielectric gave a higher density of 2×10^{12} /eV-cm². HfO₂ on its own, or with Al₂O₃ interlayer, tends to produce higher values. With 100nm gate length, the MOSFET achieved peak

transconductance of 1.1mS/ μ m at 0.5V drain bias (Figure 2). The subthreshold swing was 100mV/decade, which is described as "excellent" by the researchers. The drain-induced barrier lowering was 100mV/V. The gate leakage current density was ~10⁻²A/cm². At 0.6V gate potential, the drive current density was 0.35mA/ μ m.

The equivalent oxide thickness of the BeO/HfO_2 bilayer stack was 0.93nm. Long-channel effective mobility was 2500cm²/V-s.

"These results highlight the potential of atomic-layerdeposited BeO for use as a gate dielectric or interface passivation layer for III–V MOSFETs at the 7nm technology node and/or beyond," the researchers comment.

http://dx.doi.org/10.1063/1.4871504 Author: Mike Cooke