
## IMEC/AMAT produce first crack-free MOCVD nitride DH-structures on 200mm Si

IMEC and Applied Materials reduce wafer bowing to under 20µm for AlGaN double heterostructures compatible with CMOS processing.



with high breakdown voltage for

Figure 1. Buffer breakdown voltage versus total layer thickness. The comparison with the paper's ref. [21] is with previous IMEC/Katholieke Universiteit Leuven work published in 2009.

Table 1. Overview of characterization results of Sample Series A and B.						
Sample	Al <sub>0.5</sub> Ga <sub>0.5</sub> N/Al <sub>0.75</sub> Ga <sub>0.25</sub> N thickness (nm)	Al <sub>0.25</sub> Ga <sub>0.75</sub> N thickness (nm)	Wafer bow (μm)	Al <sub>0.25</sub> Ga <sub>0.75</sub> N (002)	Al <sub>0.25</sub> Ga <sub>0.75</sub> N (102)	
A1	200/200	970	67	777	1029	
A2	200/200	1260	73	700	934	
A3	200/200	1590	59	653	843	
A4	200/200	1870	38	645	840	
B1	400/400	1900	13	539	1020	
B2	600/600	3170	130.1	499	914	

## Technology focus: Nitride transistors 87

next-generation power switching devices.

In creating DH wafers, the researchers were particularly keen to reduce wafer-bowing effects to less than  $50\mu m$ , since that is the limit set by equipment designed for mainstream silicon complementary metal-oxide-semiconductor (CMOS) integrated circuit mass production.

Double heterostructures of  $AI_{0.35}Ga_{0.65}N/GaN/AI_{0.25}Ga_{0.75}N$  were grown on 200mm Si(111) wafers using an Applied Materials shower-head reactor. A 220nm AIN nucleation layer was grown first, followed by two intermediate layers of  $AI_{0.75}Ga_{0.25}N$  and  $AI_{0.5}Ga_{0.5}N$ , before the thick buffer of  $AI_{0.25}Ga_{0.75}N$ . The purpose of the intermediate layers was to counter-balance thermal tensile stress in the nitride layers imposed by the silicon substrates.

Previous work with only a single intermediate layer of  $AI_{0.45}Ga_{0.55}N$  had a radius of curvature of wafer bowing out to 40 meters, but this needed to be extended further to beyond 100 meters to meet the 50µm specification. With GaN buffer layers, it had been found that a single  $AI_{0.5}Ga_{0.5}N$  layer allowed 2.3µm-thick GaN wafers to be produced with less than 20µm wafer bowing.

The new work introduces a second stress management layer of  $Al_{0.75}Ga_{0.25}N$  to allow growth of thick (more than 1µm)  $Al_{0.25}Ga_{0.75}N$ , as needed to achieve high breakdown voltage in the DHFET. A series of experiments was carried out (Table 1) to optimize the buffer growth thickness, material quality and wafer bowing.

With 200nm-thick intermediate layers (samples A1–4), the material quality indicated by x-ray diffraction rocking curves (sample A4) is comparable with previous results on smaller 4-inch diameter silicon wafers and the best values in the literature. Samples B with thicker intermediate layers were tested with thicker buffer layers, as needed for high breakdown voltage (Figure 1). While sample B2 had the highest breakdown voltage at 1380V, it also has a large concave bowing parameter. Positive bow indicates convex surfaces.

The DHFET material was also tested for mobility and carrier concentration of the two-dimensional electron gas (2DEG) of the channel, using van der Pauw

In situ passivation	SiN	1nm
Barrier	$Al_{0.35}Ga_{0.65}N$	10nm
Channel	GaN	150nm
Buffer	Al <sub>0.25</sub> Ga <sub>0.75</sub> N	1.87µm
Intermediate	$AI_{0.5}Ga_{0.5}N$	400nm
Intermediate	$Al_{0.75}Ga_{0.25}N$	400nm
Nucleation	AIN	220nm
Substrate	Si (111)	

## Figure 2. DHFET structure.

Hall measurements. The average electron mobility was ~1766cm<sup>2</sup>/V-s and the carrier concentration  $1.16 \times 10^{13}$ /cm<sup>2</sup>. These values result in a low sheet resistance of 306 $\Omega$ /sq. "These values even outperform the ones obtained on 150mm silicon substrates," the researchers write.

DHFETs (Figure 2) were produced based on buffers grown as for sample B1, which has a breakdown voltage above 950V. After the buffer, a 150nm GaN channel and a 10nm  $Al_{0.35}Ga_{0.65}N$  barrier were grown. Finally, a Si<sub>3</sub>N<sub>4</sub> layer was grown to stabilize and passivate the  $Al_{0.35}Ga_{0.65}N$  surface. Processed devices delivered currents up to 0.65A/mm. "More detailed device results will be published elsewhere," the team promises.

The paper concludes: "GaN-based power devices grown on 200mm Si substrates show great potential for integrating GaN processing on a standard silicon technology platform."

http://apex.jsap.jp/link?APEX/5/011002 www.appliedmaterials.com Author: Mike Cooke

## REGISTER for Semiconductor Today free at www.semiconductor-today.com