## **Combining low** on-resistance with high breakdown voltage

Gate

IEMN and EpiGaN demonstrate AIN/GaN/AIGaN transistor with record combined 1.9kV breakdown and 1.6m $\Omega$ -cm<sup>2</sup> specific on-resistance.

nstitute of Electronic, Microelectronic and Nanotechnology (IEMN) in France and EpiGaN nv in Belgium have claimed a record combination of specific on-resistance and breakdown voltage for a double heterostructure field-effect transistor (DHFET) using a gallium nitride (GaN) channel and aluminium nitride (AIN) barrier on silicon (Si) substrate [Nicolas Herbecq et al, Appl. Phys. Express, vol7, p034103, 2014].

The team tackled leakage problems from substrate conduction by locally removing silicon from beneath critical parts of the device to achieve a breakdown voltage of 1.9kV with a specific on-resistance of  $1.6 \text{m}\Omega\text{-cm}^2$ .

The epitaxial nitride the transistor (Figure 1)

were grown by metal-organic chemical vapor deposition (MOCVD) on 4-inch silicon (111) substrates. The 3nm silicon nitride (SiN) layer produced

in-situ in the MOCVD reaction chamber provided early passivation and also prevented strain relaxation and increased surface robustness.

The use of an AIN barrier gave a high electron carrier density of 2.3x10<sup>13</sup>/cm<sup>2</sup> with mobility 990cm<sup>2</sup>/V-s. The sheet resistance was  $280\Omega$ /square. The device

included an AIGaN back-barrier/buffer to further improve breakdown performance by reducing leakage.

The transistor fabrication began with titanium/ aluminium/nickel/gold ohmic contact formation on the AIN layer after etching through the cap layer. The contact metals were annealed at 875°C. The devices were isolated with nitrogen implantation.

Fabrication continued with plasma-enhance chemical vapor deposition (PECVD) of 50nm SiN. The gate was





## Technology focus: GaN transistors 93

formed by etching through the SiN to the AIN layer with a low-damage low-power sulfur hexafluoride (SF<sub>6</sub>) plasma and then depositing nickel/gold as the gate metal. The gate was 1.5µm long and 50µm wide. The gate-source spacing was 1.5µm. The distance between the gate and drain electrodes varied from 2µm up to 15µm. The gate was extended 0.75µm in the drain direction to create a field-plate. The backside



Figure 2. Benchmarking of specific on-resistance versus breakdown voltage of GaN-on-Si transistors rated above 1kV.

processing involved thinning and polishing the silicon substrate down to 230µm, followed by local deep reactive-ion etch to the AlGaN buffer layer using the 'Bosch process' on a Surface Technology Systems tool. The Bosch technique involves a sequence of passivation and etch steps, which results in reproducible vertical walls and allows high aspect ratios to be achieved.

The local etch removed material around the drain contact. One potential drawback of the removal of material is degradation of thermal dissipation. The trenches were  $20\mu m$  wide, extending over the gate–drain region.

The DC performance of the devices with local backside etching did show reduced performance in terms of maximum drain current and peak transconductance. In devices with 15µm gate–drain spacing, the maximum drain current without local Si removal was 0.7A/mm. This was reduced 28% to 0.5A/mm with silicon removal. These values corresponded to specific on-resistances of  $1.3m\Omega$ -cm<sup>2</sup> and  $1.6m\Omega$ -cm<sup>2</sup> for the devices without and with silicon removal, respectively. The researchers attributed the difference to selfheating effects due to inadequate thermal dissipation with local silicon removal. High temperature reduces channel mobility in GaN-based devices. Both devices had a low off-state current less than  $10\mu$ A/mm, despite the lack of gate insulation.

Three-terminal breakdown voltage measurements were carried out in a 'deep pinch-off' state with the gate at -5V. The breakdown current of 1mA/mm was used. The breakdown voltage for both types of device increased linearly with gate-drain distances up to 8µm. Beyond 8µm, the breakdown for devices without substrate removal saturated at around 750V. The limitation is attributed to the electric field reaching down through the thin buffer (~1.8µm) and effecting conduction through the substrate.

With local substrate removal, the breakdown voltage continued to increase linearly to 1.9kV with a gate–drain distance of 15µm. The device compares well with 'state-of-the-art' in terms of high breakdown voltage and low specific on-resistance (Figure 2).

The researchers believe the technique could be used to extend the gate-drain spacing to  $\sim 30\mu m$ , allowing 3kV blocking to be reached with less than  $5m\Omega$ -cm<sup>2</sup> specific on-resistance. Gate insulation would reduce leakage further. The team also suggests that a thick dielectric trench fill with, for example, AIN, could reduce self-heating effects.

http://iopscience.iop.org/1882-0786/7/3/034103/article Author: Mike Cooke